欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F4802AR020EC 参数 Datasheet PDF下载

Z8F4802AR020EC图片预览
型号: Z8F4802AR020EC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采微控制器与闪存和10位A / D转换器 [Z8 Encore Microcontrollers with Flash Memory and 10-Bit A/D Converter]
分类和应用: 转换器闪存微控制器外围集成电路时钟
文件页数/大小: 246 页 / 1766 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F4802AR020EC的Datasheet PDF文件第19页浏览型号Z8F4802AR020EC的Datasheet PDF文件第20页浏览型号Z8F4802AR020EC的Datasheet PDF文件第21页浏览型号Z8F4802AR020EC的Datasheet PDF文件第22页浏览型号Z8F4802AR020EC的Datasheet PDF文件第24页浏览型号Z8F4802AR020EC的Datasheet PDF文件第25页浏览型号Z8F4802AR020EC的Datasheet PDF文件第26页浏览型号Z8F4802AR020EC的Datasheet PDF文件第27页  
Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x
Z8 Encore!
®
5
Serial Peripheral Interface
The serial peripheral interface (SPI) allows the Z8 Encore!
®
to exchange data between
other peripheral devices such as EEPROMs, A/D converters and ISDN devices. The SPI is
a full-duplex, synchronous, character-oriented channel that supports a four-wire interface.
Timers
Up to four 16-bit reloadable timers can be used for timing/counting events or for motor
control operations. These timers provide a 16-bit programmable reload counter and oper-
ate in One-Shot, Continuous, Gated, Capture, Compare, Capture and Compare, and PWM
modes. Only 3 timers (Timers 0-2) are available in the 40- and 44-pin packages.
Interrupt Controller
The Z8F640x family products support up to 24 interrupts. These interrupts consist of 12
internal and 12 general-purpose I/O pins. The interrupts have 3 levels of programmable
interrupt priority.
Reset Controller
The Z8F640x family can be reset using the RESET pin, power-on reset, Watch-Dog Timer
(WDT), Stop mode exit, or Voltage Brown-Out (VBO) warning signal.
On-Chip Debugger
The Z8 Encore!
®
features an integrated On-Chip Debugger (OCD). The OCD provides a
rich set of debugging capabilities, such as reading and writing registers, programming the
Flash, setting breakpoints and executing code. A single-pin interface provides communi-
cation to the OCD.
DMA Controller
The Z8F640x family features three channels of DMA. Two of the channels are for register
RAM to and from I/O operations. The third channel automatically controls the transfer of
data from the ADC to the memory.
PS017610-0404
Introduction