Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x
Z8 Encore!
®
45
Table 22. Interrupt Vectors in Order of Priority
Program Memory
Priority Vector Address
Interrupt Source
Highest
0002h
0004h
0006h
0008h
000Ah
000Ch
000Eh
0010h
0012h
0014h
0016h
0018h
001Ah
001Ch
001Eh
0020h
0022h
0024h
0026h
0028h
002Ah
002Ch
002Eh
0030h
0032h
0034h
Lowest
0036h
Reset (not an interrupt)
Watch-Dog Timer
Illegal Instruction Trap (not an interrupt)
Timer 2
Timer 1
Timer 0
UART 0 receiver
UART 0 transmitter
I
2
C
SPI
ADC
Interrupt Assertion Type
Not applicable
Continuous assertion
Not applicable
Single assertion (pulse)
Single assertion (pulse)
Single assertion (pulse)
Continuous assertion
Continuous assertion
Continuous assertion
Continuous assertion
Single assertion (pulse)
Port A7 or Port D7, rising or falling input edge Single assertion (pulse)
Port A6 or Port D6, rising or falling input edge Single assertion (pulse)
Port A5 or Port D5, rising or falling input edge Single assertion (pulse)
Port A4 or Port D4, rising or falling input edge Single assertion (pulse)
Port A3 or Port D3, rising or falling input edge Single assertion (pulse)
Port A2 or Port D2, rising or falling input edge Single assertion (pulse)
Port A1 or Port D1, rising or falling input edge Single assertion (pulse)
Port A0 or Port D0, rising or falling input edge Single assertion (pulse)
Timer 3
(not available in 40/44-pin packages)
Single assertion (pulse)
UART 1 receiver
UART 1 transmitter
DMA
Port C3, both input edges
Port C2, both input edges
Port C1, both input edges
Port C0, both input edges
Continuous assertion
Continuous assertion
Single assertion (pulse)
Single assertion (pulse)
Single assertion (pulse)
Single assertion (pulse)
Single assertion (pulse)
PS017610-0404
Interrupt Controller
ZILOG [ ZILOG, INC. ]
