欢迎访问ic37.com |
会员登录 免费注册
发布采购

U62256AS2A10G1 参数 Datasheet PDF下载

U62256AS2A10G1图片预览
型号: U62256AS2A10G1
PDF下载: 下载PDF文件 查看货源
内容描述: 标准的32K ×8 SRAM [STANDARD 32K X 8 SRAM]
分类和应用: 静态存储器
文件页数/大小: 10 页 / 164 K
品牌: ZMD [ Zentrum Mikroelektronik Dresden AG ]
 浏览型号U62256AS2A10G1的Datasheet PDF文件第2页浏览型号U62256AS2A10G1的Datasheet PDF文件第3页浏览型号U62256AS2A10G1的Datasheet PDF文件第4页浏览型号U62256AS2A10G1的Datasheet PDF文件第5页浏览型号U62256AS2A10G1的Datasheet PDF文件第6页浏览型号U62256AS2A10G1的Datasheet PDF文件第7页浏览型号U62256AS2A10G1的Datasheet PDF文件第8页浏览型号U62256AS2A10G1的Datasheet PDF文件第9页  
U62256A
Standard 32K x 8 SRAM
Features
!
32768x8 bit static CMOS RAM
!
Access times 70 ns, 100 ns
!
Common data inputs and
Description
The U62256A is a static RAM
manufactured using a CMOS pro-
cess technology with the following
operating modes:
- Read
- Standby
- Write
- Data Retention
The memory array is based on a
6-transistor cell.
The circuit is activated by the fal-
ling edge of E. The address and
control inputs open simultaneously.
According to the information of W
and G, the data inputs, or outputs,
are active. In a Read cycle, the
data outputs are activated by the
falling edge of G, afterwards the
data word read will be available at
the outputs DQ0-DQ7. After the
address change, the data outputs
go High-Z until the new information
read is available. The data outputs
have not preferred state.
The Read cycle is finished by the
falling edge of W, or by the rising
edge of E, respectively.
Data retention is guaranteed down
to 2 V. With the exception of E, all
inputs consist of NOR gates, so
that no pull-up/pull-down resistors
are required.
data outputs
!
Three-state outputs
!
Typ. operating supply current
70 ns: 50 mA
100 ns: 40 mA
!
TTL/CMOS-compatible
!
Automatical reduction of power
dissipation in long Read Cycles
!
Power supply voltage 5 V + 10 %
!
Operating temperature ranges
0 to 70 °C
-40 to 85 °C
-40 to 125 °C
!
QS 9000 Quality Standard
!
ESD protection > 2000 V
(MIL STD 883C M3015.7)
!
Latch-up immunity >100 mA
!
Packages: PDIP28 (600 mil)
SOP28 (330 mil)
Pin Configuration
Pin Description
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
20
19
18
17
16
15
VCC
W
A13
A8
A9
A11
G
A10
E
DQ7
DQ6
DQ5
DQ4
DQ3
Signal Name
A0 - A14
DQ0 - DQ7
E
G
W
VCC
VSS
Signal Description
Address Inputs
Data In/Out
Chip Enable
Output Enable
Write Enable
Power Supply Voltage
Ground
PDIP
SOP
21
Top View
April 20, 2004
1