U62256AS2A10G1 参数 Datasheet PDF下载

U62256A

Write Cycle1: W-controlled

t

cW

A

i

E

W

DQ

i

Input

t

dis(W)

t

su(A)

Address Valid

t

su(E)

t

su(A-WH)

t

w(W)

t

su(D)

t

h(D)

t

h(A)

DQ

i

Output

Input Data Valid

t

en(W)

High-Z

G

Write Cycle 2: E-controlled

t

cW

A

i

E

W

DQ

i

Input

t

en(E)

Address Valid

t

su(A)

t

w(E)

t

su(W)

t

su(D)

t

dis(W)

High-Z

t

dis(G)

t

h(D)

Input Data Valid

t

h(A)

DQ

i

Output

G

undefined

L- to H-level

H- to L-level

The information describes the type of component and shall not be considered as assured characteristics.Terms of

delivery and rights to change design reserved.

April 20, 2004

9