首页 | 供应信息 | 采购信息 | PDF资料 | 技术资料 | 行业资讯 | 产品展示 | 人才市场 进入会员区
   技术文章分类:单片机/DSP 嵌入式系统 测试仪表 电源技术 接口电路 存储器 传感与控制 通信网络 无线通信 模拟技术 显示与光电 EDA/PLD 汽车电子 消费电子 电子综合
   电子综合工具:PDF资料大全 电子缩略语 IC型号替换 IC厂家 电子电路图 技术参数 设计应用 解决方案
技术资料 行业资讯 PDF资料 IC价格 IC替换 缩略语 IC供应 IC采购
  您所在的位置: IC37首页 > 技术问答 > 数字广电 > 自己试着翻译了一个三电平同步脉冲的短文,请大家指正!

  自己试着翻译了一个三电平同步脉冲的短文,请大家指正! 

为什么HDTV使用三电平同步?

作者:Dave Pincek

The advent of HDTV has brought a number of new concepts and technologies with it. One of the concepts put into practice is tri-level sync. Tri-level sync solves some traditional problems found with bi-level sync. Although tri-level sync is preferable with the new television system, we still find ourselves interfacing to systems capable of handling only bi-level sync. Therefore, the need exists to convert from tri-level to bi-level sync on occasion. This Tech Corner will acquaint the reader with the new tri-level sync format and its relationship to bi-level sync.

HDTV的到来也带来了许多新的概念和技术,其中之一就是三电平同步。三电平同步解决了一些过去在双电平同步时出现的问题。尽管三电平同步在新的电视系统中使用较多,我们发现仍然需要同时考虑那些仅使用双电平同步的系统。所以,有时候需要把三电平的同步信号转换为双电平的同步信号。这份“技术角”将要使读者了解三电平的同步信号格式以及它与双电平的同步信号的关系。

Bi-Level Sync

Bi-level sync has been the standard synchronization signaling method for all forms of video including computer video, composite video, S-video, and component video. Bi-level refers to two levels. For sync, this means a pulse having two voltage levels (a high and low level, relatively speaking), hence the name. Systems using bi-level sync are edge triggered. Typically, the negative-going, leading edge of the pulse triggers the synchronization process (Figure 1). Display systems must "look" for this negative going edge in order to identify the moment in time when to re-sync the raster scan process. Most will recall that computer graphic cards sometimes output positive-going sync. Positive-going sync signal the display that the graphics line rate has changed to a new format.

对于几乎所有格式的视频信号(如计算机输出的视频信号、复合视频、S端子视频和分量视频)来说,双电平同步已经成为了一个标准的同步信号格式。双电平指的就是两个电平,对于同步信号来说,顾名思义,这意味着一个脉冲包含了两个电平值(相对而言,就是一个高电平和一个低电平)。系统中使用的双同步电平是沿触发的。一般来讲,负极性的、沿触发的脉冲信号会触发一个同步过程(如图1)。显示系统必须“找到”这个负极性的下降沿,以便确定重新同步光栅扫描进程的时刻。更多时候还需要计算机显卡产生一个正极性触发的同步信号,它会通知显示终端所显示的图像行频已经改变到一个新的格式了。

Looking for the sync pulse has always been one of the "trickiest" of tasks for the display signal processor. It requires careful biasing of the sync processing circuitry so that the sync pulse is made as distinguishable as possible from the other voltage levels within the video signal. As part of the video signal, bi-level sync introduces an unwanted DC component (Figure 2). In processing of composite, S-video, or component video the DC component is not too troublesome and can easily be managed as part of the normal sync separation routine. When bi-level sync is introduced onto RGB video channels, the process is more complex. In some systems, sync is introduced on the green channel only. This requires that the sync separation process be ultra clean; in most cases, however, it is not. Usually a very narrow sync pulse remains.

对于显示信号处理器来说,寻找同步脉冲一直都是一项十分重要的工作。为了能够方便的将同步脉冲从包含着许多其他电平分量的视频信号中区分出来,需要仔细设计同步信号处理电路。作为视频信号的一部分,双电平同步包含了一部分并不需要的直流分量(如图2)。在对复合视频信号、S端子信号或者是分量信号的处理过程中,直流分量并非难以处理,它能够在通常的同步分离过程中被进行处理掉。当双电平同步被引入RGB视频信号通道后,处理过程就变得复杂了。在一些系统中,同步信号只是叠加在绿色通道上面,这就要求同步分离电路相当出色,但在大多情况下其实并不如意。通常只会有较窄的同步脉冲被分离出来。

Residual sync results from incomplete removal of the sync information from a video processing channel. Sync is typically imposed on the green channel in RGsB systems. High definition component video signals contain sync on each channel.!Depending on the performance characteristics of the DC restoration circuitry within the video processing channel, some or all of the sync pulse may not be removed from the green channel. Residual sync causes the green channel to bias incorrectly with respect to red and blue at the display CRT, thus causing a color shift. Even in RGB systems where sync is introduced on all three channels, there is some difficulty with maintaining consistent processing between the three channels. Again, small DC shifts in the black level caused by residual sync can disturb the color balance or gains of the video channels.

剩下的同步信息均是来源于视频处理通道的不完整的同步信息。同步信息通常附加在RGsB系统中的绿色通道中。高分辨率的分量视频信号在其每一个通道中都包含了同步信息!根据视频处理通道中的直流电平恢复电路的性能,部分或全部的同步脉冲不会从绿色通道中移除。剩余的同步信息将使绿色通道无法与CRT显示所需的红色和蓝色通道相匹配,因而会导致色偏。即使在RGB系统中三个通道中都有同步信息,在保持三个通道处理的一致时仍会有一些困难。同样,由于残留的同步信号而导致的黑电平上很小的直流偏移依然能够影响颜色的平衡和各个视频通道的增益。

A significant amount of power is used by the broadcast transmitter to send the sync pulse. Polarity of the video signal is designed to minimize the amount of power used to transmit sync. And, while we have not transmitted analog versions of high definition television terrestrially, early testing done during HDTV development demonstrated a need to improve the management of synchronization in the new television system. Tri-level sync eliminates the DC component and provides a more robust way to identify the coming of synchronization in the signal chain.

由于大量的功率被广播发射机用来发送同步脉冲,一般将视频信号的极性设计为在传送同步信号降低功耗的方式。同时,我们在地面广播中到目前也没有传送高清电视信号的版本。早期在HDTV开发中完成的测试证明,在新的电视系统中需要改进同步信号的处理方式。三电平同步方式消除了直流分量,提供了更有效的办法来确定同步信号在信号链的位置。

Tri-Level Sync

Tri-level sync was introduced with the SMPTE 240 analog HDTV standard. Previous to that, the early HDTV 1125/60 systems used various synchronization waveforms, as provided by various 1125/60 equipment manufacturers. The creators of the later SMPTE 240 HDTV standard searched for a standard sync waveform that would ensure system compatibility. The goal was to provide more precise synchronization and relative timing of the three component video signals. HDTV component video has sync present on all three channels: Y, Pb, and Pr. In addition, the sync structure needs to be resilient enough to endure multigenerational recording and other noisy situations. Tri-level sync met the requirements.

在模拟高清晰度电视标准SMPTE240中引入了三电平同步。在过去,由于众多不同的1125/60仪器制造商的出现,早期的HDTV 1125/60系统使用了很多中同步波形。后来SMPTE 240 HDTV标准的出现确立了一个标准的同步信号波形,确保了系统的兼容性。目标是提供更为精确的同步信息及相关的三个分量视频信号的时序。HDTV分量视频信号的Y、Pb、Pr三个通道中均有同步信号。同时,同步信号的构成方式需要足够可靠有效并承受持续长期的充满噪声的环境。三电平同步正好满足了这个要求。

Figure 3 shows a graphic representation of a tri-level sync signal. As defined by the SMPTE 240 standard, the pulse will start at the zero volts (specified black level) and first transitions negative, to -300 mV (+/- 6 mV). After a specified period, it transitions positive + 300 mV (+/- 6 mV), holds for a specified period and then returns to zero or black level. The display system "looks" for the zero crossing of the sync pulse. Each half of the tri-level sync pulse is defined to be 44 samples (reference clock periods) wide, for a total sync pulse width of 88 samples. The rise time is defined to be four samples wide +/- 1.5 samples.

图3给出了一个三电平的同步信号脉冲的图示。在SMPTE 240标准中,脉冲以零伏电压(即黑电平)开始,然后负向跳变为-300 mV (+/- 6 mV)。在一定的时间后,再正向跳变为+ 300 mV (+/- 6 mV),保持一段时间后最终回到零电平(黑电平)的值。终端显示系统将识别这个同步脉冲的过零跳变。每一半三同步脉冲定义为44个采样时钟周期的宽度,所以一个完整的三电平同步信号的宽度为88个采样周期。上升沿部分的宽度为4(+/- 1.5)个采样时钟的宽度。

This symmetry of design results in a net DC value of zero volts. This is one major advantage of tri-level sync. This solves the problem of a bi-level signal introducing a DC component into the video signal. The elimination of DC offset makes signal processing easier. Within our new digital television system, the unique excursions of the sync derive numerical values that are easily coded and easily recognized within the digital transmission channel.

这种对称的设计就会使零电平的净直流分量为零,它是三同步电平的一个最大有点。它解决了视频信号中由于使用双同步电平所引入的直流分量的问题。直流分量的消除大大简化了视频信号的处理。在新的数字电视系统中,同步电平这种独特的方式能够产生巨大的价值。它简化了信号的编码,同时在数字传输通道中更加易于识别。

翻译:ywm2008ic

也感谢http://translate.google.com/translate_t的帮忙啊!


作者:ywm2008ic  2006-3-5 9:20:00

  回复1  Tri-Level Sync in a Bi-Level World237634

Tri-Level Sync in a Bi-Level Worldby Dave Pincek, Vice President of Product Development The advent of HDTV has brought a number of new concepts and technologies with it. One of the concepts put into practice is tri-level sync. Tri-level sync solves some traditional problems found with bi-level sync. Although tri-level sync is preferable with the new television system, we still find ourselves interfacing to systems capable of handling only bi-level sync. Therefore, the need exists to convert from tri-level to bi-level sync on occasion. This Tech Corner will acquaint the reader with the new tri-level sync format and its relationship to bi-level sync. [H4]Bi-Level Sync[/H4]Bi-level sync has been the standard synchronization signaling method for all forms of video including computer video, composite video, S-video, and component video. Bi-level refers to two levels. For sync, this means a pulse having two voltage levels (a high and low level, relatively speaking), hence the name. Systems using bi-level sync are edge triggered. Typically, the negative-going, leading edge of the pulse triggers the synchronization process ([B]Figure 1[/B]). Display systems must "look" for this negative going edge in order to identify the moment in time when to re-sync the raster scan process. Most will recall that computer graphic cards sometimes output positive-going sync. Positive-going sync signal the display that the graphics line rate has changed to a new format.

Looking for the sync pulse has always been one of the "trickiest" of tasks for the display signal processor. It requires careful biasing of the sync processing circuitry so that the sync pulse is made as distinguishable as possible from the other voltage levels within the video signal. As part of the video signal, bi-level sync introduces an unwanted DC component ([B]Figure 2[/B]). In processing of composite, S-video, or component video the DC component is not too troublesome and can easily be managed as part of the normal sync separation routine. When bi-level sync is introduced onto RGB video channels, the process is more complex. In some systems, sync is introduced on the green channel only. This requires that the sync separation process be ultra clean; in most cases, however, it is not. Usually a very narrow sync pulse remains. [TABLE][TR][TD][/TD][/TR][/TABLE]

Residual sync results from incomplete removal of the sync information from a video processing channel. Sync is typically imposed on the green channel in RGsB systems. High definition component video signals contain sync on each channel. Depending on the performance characteristics of the DC restoration circuitry within the video processing channel, some or all of the sync pulse may not be removed from the green channel. Residual sync causes the green channel to bias incorrectly with respect to red and blue at the display CRT, thus causing a color shift. Even in RGB systems where sync is introduced on all three channels, there is some difficulty with maintaining consistent processing between the three channels. Again, small DC shifts in the black level caused by residual sync can disturb the color balance or gains of the video channels.

A significant amount of power is used by the broadcast transmitter to send the sync pulse. Polarity of the video signal is designed to minimize the amount of power used to transmit sync. And, while we have not transmitted analog versions of high definition television terrestrially, early testing done during HDTV development demonstrated a need to improve the management of synchronization in the new television system. Tri-level sync eliminates the DC component and provides a more robust way to identify the coming of synchronization in the signal chain. [H4]Tri-Level Sync[/H4]Tri-level sync was introduced with the SMPTE 240 analog HDTV standard. Previous to that, the early HDTV 1125/60 systems used various synchronization waveforms, as provided by various 1125/60 equipment manufacturers. The creators of the later SMPTE 240 HDTV standard searched for a standard sync waveform that would ensure system compatibility. The goal was to provide more precise synchronization and relative timing of the three component video signals. HDTV component video has sync present on all three channels: Y, Pb, and Pr. In addition, the sync structure needs to be resilient enough to endure multigenerational recording and other noisy situations. Tri-level sync met the requirements. [TABLE][TR][TD][/TD][/TR][/TABLE]

[B]Figure 3[/B] shows a graphic representation of a tri-level sync signal. As defined by the SMPTE 240 standard, the pulse will start at the zero volts (specified black level) and first transitions negative, to -300 mV (+/- 6 mV). After a specified period, it transitions positive + 300 mV (+/- 6 mV), holds for a specified period and then returns to zero or black level. The display system "looks" for the zero crossing of the sync pulse. Each half of the tri-level sync pulse is defined to be 44 samples (reference clock periods) wide, for a total sync pulse width of 88 samples. The rise time is defined to be four samples wide +/- 1.5 samples.

This symmetry of design results in a net DC value of zero volts. This is one major advantage of tri-level sync. This solves the problem of a bi-level signal introducing a DC component into the video signal. The elimination of DC offset makes signal processing easier. Within our new digital television system, the unique excursions of the sync derive numerical values that are easily coded and easily recognized within the digital transmission channel. [H4]Converting Tri-Level to Bi-Level Sync[/H4]There are times when it is necessary to convert tri-level sync to bi-level sync such as when component HDTV is converted to RGBHV. A format converter, like Extron's CVC 200, will perform the conversion of tri-level to bi-level sync as part of the component HDTV to RGB conversion process. Traditional displays and projectors not capable of handling tri-level sync will "see" sync information in the traditional way.

Any time signals are converted from one format to another, the relative timing of the conversion is of prime importance. The introduction of timing error, once introduced into a signal channel, is difficult to repair. The positioning of tri-level sync with respect to active video and the wider excursion from peak negative (-300 mV) to peak positive (+300 mV) provided by this format establishes easier sync detection and more consistent triggering through the use of the zero crossing. When converting bi-level sync, the leading edge of the bi-level pulse should be aligned using the zero crossing of the tri-level sync. By doing so, the bi-level sync pulse will provide leading-edge trigger at the proper point and correct timing will be maintained. [B]Figure 4[/B] shows the relationship of a tri-level sync signal to a properly-timed bi-level sync signal.

Anyone involved in interfacing video signals will, at some point, encounter the need to convert tri-level sync to bi-level sync. As time progresses, a growing group of displays and projectors will be designed to cope directly with these format differences. In the meantime, technicians should be aware of the differences in sync construction and the proper timing relationship for conversion between these two common formats.


作者:iC921  2006-3-11 2:50:00

  回复2  链接237635

链接
作者:iC921  2006-3-11 3:06:00

  回复3  谢谢ic921237636

对,就是这篇文章,我看了觉得还是有点收获,所以一时兴起就试着翻了一下。可惜后面图没贴上去,遗憾遗憾。

倒是谢谢ic921帮了我这个忙了。

:)


作者:ywm2008ic  2006-3-13 22:05:00

  回复4  不用谢237637

我也是看了没图就把它找出来的。

我不知道GOOLE翻译在哪了,回来找一下。有兴趣到模拟多多参与我们的翻译。


作者:iC921  2006-3-13 23:15:00


我要投稿 注册会员
客服咨询热线:0755-26000950 0755-26007355
 相关技术问答
·较低成本的mp3芯片有哪些?  2006-2-27
·zoglab工具搞特价  2006-2-27
·各位大虾,请教一下这个是什..  2006-2-28
·有关笔记本的问题,大家帮我..  2006-2-28
·DVB测试方法  2006-2-28
·有CVBS转VGA(RGB..  2006-2-28
·请问图像采集卡上一般用什么..  2006-3-1
·谁买了 数字电视的视频原理..  2006-3-2
·VGA端子的引脚怎么跟SA..  2006-3-3
·去年业余时间做的一个电视信..  2006-3-4
·CT212T-T方案价格  2006-3-4
·多路CCD摄象机的同步采集..  2006-3-5
·请教,关于视频图像拼接问题  2006-3-5
·upd6453输出叠加完字..  2006-3-8
·急问,数字电路时序仿真用什..  2006-3-8
·电源回波流  2006-3-8
·求助:有谁知道这些芯片是什..  2006-3-9
·哪位知道视频输出缓冲运放的..  2006-3-10
·两个saa7114输出的视..  2006-3-10
·IP Camera方案  2006-3-10
 
 热门IC
MA3XD1100L  P6SMB13A  TC7SZ02F  ICS952911BF  HUF75307D3ST136  STR50041  UPA1702  BLM15AG102SN1D  P2702AB  RFP6N50  TAJA475M010R  TAJC475M035R  TAJB225K016R  DSB010  B1202  SI9104DW-T1  DCA015  2SB710A-R  AMC76382-3.3PKT  TPSMB20A  BC557CTA  K2000G  TPSMA33  RN1421  BSC052N03S  BYM26D  2SD1472  1AB03531BBAA  TN2535  TPS79425DCQR  24C04-3  4023BF  MMBT8099LT1  M48T201V-85MH1E  LYA670K  MMSZ5235BT1G  MPS2222ARLRAG  12C671  PMB4725V1.603  HZM12NB2TL  2SK3548  7400PC  STP4NA60  2SK1158  2SK2806  AT93C56SC27  L6008L6  LM8307LX-1ES  AAT3221IJS-3.0-T1  74AC821SCX