ACT364
TYPICAL APPLICATION CONT’D
where
η
is the estimated circuit efficiency, f
L
is the
line frequency, t
C
is the estimated rectifier
conduction time, C
IN
is empirically selected to be
2 × 6.8µF electrolytic capacitors based on the
3µF/W rule of thumb.
When the transistor is turned off, the voltage on the
transistor’s collector consists of the input voltage
and the reflected voltage from the transformer’s
secondary winding. There is a ringing on the rising
top edge of the flyback voltage due to the leakage
inductance of the transformer. This ringing is
clamped by a RCD network if it is used. Design this
clamped voltage as 50V below the breakdown of
the NPN transistor. The flyback voltage has to be
considered with selection of the maximum reverse
voltage rating of secondary rectifier diode. If a 40V
Schottky diode is used, then the flyback voltage can
be calculated:
V
RO
=
V
INDCMAX
×
(V
OUTCV
+
V
DS
) 375
×
( 5
+
0.4 )
=
=
75V
V
DREV
−
V
OUTCV
40
×
0.8
−
5
N
P
=
L
P
=
A
LE
1 . 5 mH
=
140
76 nH / T
2
Rev 4, 14-Nov-12
(11)
The number of turns of secondary and auxiliary
windings can be derived when Np/Ns=20:
N
S
=
N
S
1
×
N
P
=
×
140
=
7
N
P
20
N
A
×
N
S
=
2 . 7
×
7
=
19
N
S
(12)
N
A
=
(13)
The current sense resistance (R
CS
) determines the
current limit value based on the following equation:
R
CS
=
0.9
×
0.396
0.9
×
V
CSLIM
=
0.983R
=
(
I
OUTFL
+
I
OUTMAX
)
×
V
OUT
(
1
+
1.3
)
×
5
(14)
⎛
0.69
⎞
⎛
η
system
⎞
1.5
×
75
× ⎜
⎟
L
P
×
f
SW
× ⎜
⎟
⎜
η
⎟
⎝
0.89
⎠
⎝
xfm
⎠
(5)
The voltage feedback resistors
according to below equation:
R
FB1
=
are
selected
(15)
where V
DS
is the Schottky diode forward voltage,
V
DREV
is the maximum reverse voltage rating of the
diode and V
OUTCV
is the output voltage.
The maximum duty cycle is set to be 45% at low
line voltage 85V
AC
and the circuit efficiency is
estimated to be 70%. Then the full load input
current is:
I
IN
=
V
OUTCV
×
I
OUTPL
5
×
1
=
=
79 .36 mA
V
INDCMIN
×
η
90
×
70 %
N
A
L
P
19 1.5
×
×
K
=
×
×
245122
≈
49.9k
N
P
R
CS
140 1
Where K is IC constant and K = 245122.
R
FB 2
=
(V
OUTCV
N
+
V
DS
)
A
−
V
FB
N
S
V
FB
R
FB1
(16)
(6)
=
2 .20
×
49 .9
=
8 .87 k
( 5
+
0 .4 )
×
2 .7
−
2 .20
The maximum input primary peak current at full
load base on duty of 45%:
I
PK
=
2
×
I
IN
2
×
79 . 36
=
=
352 . 7 mA
D
45 %
(7)
When selecting the output capacitor, a low ESR
electrolytic capacitor is recommended to minimize
ripple from the current ripple. The approximate
equation for the output capacitance value is given by:
C
OUT
=
I
OUTCC
×
D
1
×
0.45
=
=
120
μ
F
f
SW
×
△
RIPPLE
75kHz
×
50mV
V
The primary inductance of the transformer:
L
P
=
V
INDCMIN
×
D
90
×
45%
=
≈
1.5mH
I
PK
×
f
SW
352.7mA
×
75kHz
(17)
(8)
ACT364 needs to work in DCM in all conditions,
thus N
P
/N
S
should meet
L
P
×
I
PK
L
P
×
I
PK
0.9
N
+
<
⇒
P
>
16
N
P
f
SW
V
INDCMIN
(V
N
S
OUTCV
+
V
DS
)
×
N
S
A 470µF electrolytic capacitor is used to keep the
ripple small.
PCB Layout Guideline
Good PCB layout is critical to have optimal
performance. Decoupling capacitor (C4), current
sense resistor (R9) and feedback resistor (R5/R6)
should be placed close to V
DD
, CS and FB pins
respectively. There are two main power path loops.
One is formed by C1/C2, primary winding, NPN
transistor and the ACT364. The other is the
secondary winding, rectifier D8 and output
capacitors (C5). Keep these loop areas as small as
possible. Connect high current ground returns, the
input capacitor ground lead, and the ACT364 G pin
-7-
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
(9)
The auxiliary to secondary turns ratio N
A
/N
S
:
N
A
V
DD
+
V
DA
+
V
R
14
+
0.38
+
1
=
=
=
2.7
N
S
V
OUTCV
+
V
DS
+
V
CORD
5
+
0.40
+
0.3
(10)
Where V
DA
is diode forward voltage of the auxiliary
side and V
R
is the resister voltage.
An EFD15 transformer gapped core with an
effective inductance A
LE
of 76nH/T
2
is selected.
The number of turns of the primary winding is:
Innovative Power
TM
ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
