欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT8600 参数 Datasheet PDF下载

ACT8600图片预览
型号: ACT8600
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的PMU的君正JZ4760 / 60B / 70处理器 [Advanced PMU for Ingenic JZ4760/60B/70 Processors]
分类和应用:
文件页数/大小: 50 页 / 776 K
品牌: ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
 浏览型号ACT8600的Datasheet PDF文件第7页浏览型号ACT8600的Datasheet PDF文件第8页浏览型号ACT8600的Datasheet PDF文件第9页浏览型号ACT8600的Datasheet PDF文件第10页浏览型号ACT8600的Datasheet PDF文件第12页浏览型号ACT8600的Datasheet PDF文件第13页浏览型号ACT8600的Datasheet PDF文件第14页浏览型号ACT8600的Datasheet PDF文件第15页  
ACT8600  
Rev 3, 15-Nov-12  
REGISTER AND BIT DESCRIPTIONS  
OUTPUT ADDRESS BIT  
NAME  
ACCESS  
DESCRIPTION  
VSYS Voltage Level Interrupt Mask. Set this bit to 1 to unmask  
the interrupt. See the Programmable System Voltage Monitor  
section for more information  
SYS  
SYS  
0x00  
0x00  
[7] nSYSLEVMSK  
R/W  
System Voltage Status. Value is 1 when SYSLEV interrupt is  
generated, value is 0 otherwise.  
[6]  
nSYSSTAT  
R
VSYS Voltage Monitor real time status. Value is 1 when VVSYS  
SYSLEV, value is 0 otherwise.  
<
SYS  
SYS  
0x00  
0x00  
[5]  
[4]  
VSYSDAT  
-
R
R
Reserved.  
System Voltage Detect Threshold. Defines the SYSLEV voltage  
threshold. See the Programmable System Voltage Monitor  
section for more information.  
SYS  
0x00  
[3:0]  
SYSLEV  
R/W  
SYS  
SYS  
0x01  
0x01  
[7]  
[6]  
nTMSK  
TSTAT  
R/W  
R
Thermal Interrupt Mask. Set this bit to 1 to unmask the interrupt.  
Thermal Interrupt Status. Value is 1 when a thermal interrupt is  
generated, value is 0 otherwise.  
SYS  
0x01  
0x10  
[5:0]  
[7:6]  
-
R
R
Reserved.  
Reserved.  
REG1  
-
Output Voltage Selection. See the Output Voltage Programming  
section for more information.  
REG1  
0x10  
[5:0]  
VSET  
R/W  
Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit  
to 0 to disable the regulator.  
REG1  
REG1  
0x12  
0x12  
[7]  
ON  
-
R/W  
R
[6:3]  
Reserved.  
Regulator Phase Control. Set bit to 1 for the regulator to operate  
180° out of phase with the oscillator, clear bit to 0 for the  
regulator to operate in phase with the oscillator.  
REG1  
REG1  
0x12  
0x12  
[2]  
[1]  
PHASE  
R/W  
R/W  
Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts,  
clear bit to 0 to disable fault-interrupts.  
nFLTMSK  
Regulator Power-OK Status. Value is 1 when output voltage  
exceeds the power-OK threshold, value is 0 otherwise.  
REG1  
REG2  
REG2  
0x12  
0x20  
0x20  
[0]  
OK  
-
R
R
[7:6]  
[5:0]  
Reserved.  
Output Voltage Selection. See the Output Voltage Programming  
section for more information.  
VSET  
R/W  
Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit  
to 0 to disable the regulator.  
REG2  
REG2  
0x22  
0x22  
[7]  
ON  
-
R/W  
R
[6:3]  
Reserved.  
Regulator Phase Control. Set bit to 1 for the regulator to operate  
180° out of phase with the oscillator, clear bit to 0 for the  
regulator to operate in phase with the oscillator.  
REG2  
0x22  
[2]  
PHASE  
R/W  
Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts,  
clear bit to 0 to disable fault-interrupts.  
REG2  
REG2  
0x22  
0x22  
[1]  
[0]  
nFLTMSK  
OK  
R/W  
R
Regulator Power-OK Status. Value is 1 when output voltage  
exceeds the power-OK threshold, value is 0 otherwise.  
Innovative PowerTM  
www.active-semi.com  
- 11 -  
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.  
I2CTM is a trademark of NXP.  
Copyright © 2012 Active-Semi, Inc.