欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD7865AS-1 参数 Datasheet PDF下载

AD7865AS-1图片预览
型号: AD7865AS-1
PDF下载: 下载PDF文件 查看货源
内容描述: 四通道,同步采样,快速, 14位ADC [Four-Channel, Simultaneous Sampling, Fast, 14-Bit ADC]
分类和应用: 转换器模数转换器
文件页数/大小: 19 页 / 198 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD7865AS-1的Datasheet PDF文件第3页浏览型号AD7865AS-1的Datasheet PDF文件第4页浏览型号AD7865AS-1的Datasheet PDF文件第5页浏览型号AD7865AS-1的Datasheet PDF文件第6页浏览型号AD7865AS-1的Datasheet PDF文件第8页浏览型号AD7865AS-1的Datasheet PDF文件第9页浏览型号AD7865AS-1的Datasheet PDF文件第10页浏览型号AD7865AS-1的Datasheet PDF文件第11页  
AD7865
Pin
24
Mnemonic
V
REF
Description
Reference Input/Output. This pin provides access to the internal reference (+2.5 V
±
20 mV)
and also allows the internal reference to be overdriven by an external reference source (+2.5 V
±
5%). A 0.1
µF
decoupling capacitor should be connected between this pin and AGND.
Analog Positive Supply Voltage, +5.0 V
±
5%. A 0.1
µF
decoupling capacitor should be con-
nected between this pin and AGND.
Analog Ground. General Analog Ground. This AGND pin should be connected to the system’s
AGND plane.
Data Bit 13 is the MSB, followed by Data Bit 12 to Data Bit 6. Three-state TTL outputs.
Output coding is twos complement for AD7865-1 and AD7865-3, and straight binary for
AD7865-2.
Positive Supply Voltage for Digital section, +5.0 V
±
5%. A 0.1
µF
decoupling capacitor
should be connected between this pin and AGND. Both DV
DD
and AV
DD
should be exter-
nally tied together.
This pin provides the positive supply voltage for the output drivers (DB0 to DB13), BUSY,
EOC
and FRSTDATA. It is normally tied to DV
DD
. V
DRIVE
should be decoupled with a
0.1
µF
capacitor. It allows improved performance when reading during the conversion se-
quence. Also, the output data drivers may be powered by a 3 V
±
10% supply to facilitate
interfacing to 3 V processors and DSPs.
Digital Ground. Ground reference for Digital circuitry. This DGND pin should be connected
to the system’s DGND plane. The system’s DGND and AGND planes should be connected
together at one point only, preferably at an AGND pin.
Data Bit 5 to Data Bit 4. Three-state TTL outputs.
Data Bit 3 to Data Bit 0. Bidirectional data pins. When a read operation takes place, these
pins are three-state TTL outputs. The channel select register is programmed with the data on
the DB0–DB3 pins with standard
CS
and
WR
signals. DB0 represents Channel 1 and DB3
represents Channel 4.
End-of-Conversion. Active low logic output indicating conversion status. The end of each
conversion in a conversion sequence is indicated by a low going pulse on this line.
25
26
27–34
AV
DD
AGND
DB13–DB6
35
DV
DD
36
V
DRIVE
37
DGND
38, 39
40–43
DB5, DB4
DB3–DB0
44
EOC
REV. A
–7–