AD8323
ABSOLUTE MAXIMUM RATINGS*
PIN CONFIGURATION
DATEN
SDATA
CLK
GND
V
CC
PD
SLEEP
GND
V
CC
1
2
3
4
5
6
7
28
GND
27
V
CC
26
V
IN–
25
V
IN+
24
GND
Supply Voltage +V
S
Pins 5, 9, 10, 19, 20, 23, 27 . . . . . . . . . . . . . . . . . . . . . . 6 V
Input Voltages
Pins 25, 26 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±
0.5 V
Pins 1, 2, 3, 6, 7 . . . . . . . . . . . . . . . . . . . . . –0.8 V to +5.5 V
Internal Power Dissipation
TSSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.9 W
Operating Temperature Range . . . . . . . . . . . –40°C to +85°C
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Lead Temperature, Soldering 60 seconds . . . . . . . . . . . 300°C
*Stresses
above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
AD8323
23
V
CC
TOP VIEW
22
GND
(Not to Scale)
21
BYP
8
9
20
V
CC
19
V
CC
18
GND
17
GND
16
GND
15
OUT+
V
CC 10
GND
11
GND
12
GND
13
OUT–
14
ORDERING GUIDE
Model
AD8323ARU
AD8323ARU-REEL
AD8323-EVAL
Temperature Range
–40°C to +85°C
–40°C to +85°C
Package Description
28-Lead TSSOP
28-Lead TSSOP
Evaluation Board
JA
Package Option
RU-28
RU-28
67.7°C/W*
67.7°C/W*
*Thermal
Resistance measured on SEMI standard 4-layer board.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD8323 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
PIN FUNCTION DESCRIPTIONS
WARNING!
ESD SENSITIVE DEVICE
Pin No.
1
Mnemonic
DATEN
Description
Data Enable Low Input. This port controls the 8-bit parallel data latch and shift register. A Logic
0-to-1 transition transfers the latched data to the attenuator core (updates the gain) and simulta-
neously inhibits serial data transfer into the register. A 1-to-0 transition inhibits the data latch
(holds the previous gain state) and simultaneously enables the register for serial data load.
Serial Data Input. This digital input allows for an 8-bit serial (gain) word to be loaded into the
internal register with the MSB (Most Significant Bit) first.
Clock Input. The clock port controls the serial attenuator data transfer rate to the 8-bit master-
slave register. A Logic 0-to-1 transition latches the data bit and a 1-to-0 transfers the data bit to
the slave. This requires the input serial data word to be valid at or before this clock transition.
Common External Ground Reference.
2
3
SDATA
CLK
4, 8, 11,12,
13, 16, 17, 18,
22, 24, 28
5, 9, 10, 19,
20, 23, 27
6
7
14
15
21
25
26
GND
V
CC
PD
SLEEP
OUT–
OUT+
BYP
V
IN+
V
IN–
Common Positive External Supply Voltage. A 0.1
µF
capacitor must decouple each pin.
Logic “0” powers down the part. Logic “1” powers up the part.
Low Power Sleep Mode. In the Sleep mode, the AD8323’s supply current is reduced to 4 mA. A
Logic “0” powers down the part (High Z
OUT
State) and a Logic “1” powers up the part.
Negative Output Signal.
Positive Output Signal.
Internal Bypass. This pin must be externally ac-coupled (0.1
µF
cap).
Noninverting Input. DC-biased to approximately V
CC
/2. For single-ended inverting operation,
use a 0.1
µF
decoupling capacitor and a 39.2
Ω
resistor between V
IN+
and ground.
Inverting Input. DC-biased to approximately V
CC
/2. Should be ac-coupled with a 0.1
µF
capacitor.
–4–
REV. 0
AD [ ANALOG DEVICES ]
