欢迎访问ic37.com |
会员登录 免费注册
发布采购

EVAL-ADCMP605BCPZ 参数 Datasheet PDF下载

EVAL-ADCMP605BCPZ图片预览
型号: EVAL-ADCMP605BCPZ
PDF下载: 下载PDF文件 查看货源
内容描述: 轨到轨,速度非常快, 2.5 V至5.5 V ,单电源LVDS比较器 [Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators]
分类和应用: 比较器
文件页数/大小: 16 页 / 390 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号EVAL-ADCMP605BCPZ的Datasheet PDF文件第2页浏览型号EVAL-ADCMP605BCPZ的Datasheet PDF文件第3页浏览型号EVAL-ADCMP605BCPZ的Datasheet PDF文件第4页浏览型号EVAL-ADCMP605BCPZ的Datasheet PDF文件第5页浏览型号EVAL-ADCMP605BCPZ的Datasheet PDF文件第6页浏览型号EVAL-ADCMP605BCPZ的Datasheet PDF文件第7页浏览型号EVAL-ADCMP605BCPZ的Datasheet PDF文件第8页浏览型号EVAL-ADCMP605BCPZ的Datasheet PDF文件第9页  
Rail-to-Rail, Very Fast, 2.5 V to 5.5 V,
Single-Supply LVDS Comparators
ADCMP604/ADCMP605
FEATURES
Fully specified rail to rail at V
CCI
= 2.5 V to 5.5 V
Input common-mode voltage from −0.2 V to V
CCI
+ 0.2 V
Low glitch LVDS-compatible output stage
1.6 ns propagation delay
37 mW at 2.5 V
Shutdown pin
Single-pin control for programmable hysteresis and latch
Power supply rejection > 60 dB
−40°C to +125°C operation
FUNCTIONAL BLOCK DIAGRAM
V
CCI
V
CCO
(ADCMP605 ONLY)
V
P
NONINVERTING
INPUT
Q OUTPUT
ADCMP604/
ADCMP605
V
N
INVERTING
INPUT
LVDS
Q OUTPUT
LE/HYS INPUT
APPLICATIONS
High speed instrumentation
Clock and data signal restoration
Logic level shifting or translation
Pulse spectroscopy
High speed line receivers
Threshold detection
Peak and zero-crossing detectors
High speed trigger circuitry
Pulse-width modulators
Current-/voltage-controlled oscillators
Automatic test equipment (ATE)
S
DN
INPUT
(ADCMP605
ONLY)
Figure 1.
GENERAL DESCRIPTION
The ADCMP604/ADCMP605 are very fast comparators
fabricated on the Analog Devices, Inc. proprietary XFCB2
process. These comparators are exceptionally versatile and easy
to use. Features include an input range from V
EE
− 0.5 V to V
CCI
+
0.2 V, low noise, LVDS-compatible output drivers, and
TTL/CMOS latch inputs with adjustable hysteresis and/or shut-
down inputs.
The devices offer 1.5 ns propagation delays with 1 ps rms
random jitter (RJ). Overdrive and slew rate dispersion are
typically less than 50 ps.
A flexible power supply scheme allows the devices to operate
with a single 2.5 V positive supply and a −0.5 V to +2.7 V input
signal range up to a 5.5 V positive supply with a −0.5 V to +5.7 V
input signal range. Split input/output supplies, with no sequencing
restrictions on the ADCMP605, support a wide input signal
range with greatly reduced power consumption.
The LVDS-compatible output stage is designed to drive any
standard LVDS input. The comparator input stage offers robust
protection against large input overdrive, and the outputs do not
phase reverse when the valid input signal range is exceeded. High
speed latch and programmable hysteresis features are also provided
in a unique single-pin control option.
The ADCMP604 is available in a 6-lead SC70 package, and the
ADCMP605 is available in a 12-lead LFCSP.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2006–2007 Analog Devices, Inc. All rights reserved.
05916-001