欢迎访问ic37.com |
会员登录 免费注册
发布采购

EVAL-ADF4350EB1Z 参数 Datasheet PDF下载

EVAL-ADF4350EB1Z图片预览
型号: EVAL-ADF4350EB1Z
PDF下载: 下载PDF文件 查看货源
内容描述: 宽带合成器与集成的VCO [Wideband Synthesizer with Integrated VCO]
分类和应用:
文件页数/大小: 28 页 / 799 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号EVAL-ADF4350EB1Z的Datasheet PDF文件第2页浏览型号EVAL-ADF4350EB1Z的Datasheet PDF文件第3页浏览型号EVAL-ADF4350EB1Z的Datasheet PDF文件第4页浏览型号EVAL-ADF4350EB1Z的Datasheet PDF文件第5页浏览型号EVAL-ADF4350EB1Z的Datasheet PDF文件第6页浏览型号EVAL-ADF4350EB1Z的Datasheet PDF文件第7页浏览型号EVAL-ADF4350EB1Z的Datasheet PDF文件第8页浏览型号EVAL-ADF4350EB1Z的Datasheet PDF文件第9页  
Wideband Synthesizer with Integrated VCO
ADF4350
FEATURES
Output frequency range: 137.5 MHz to 4400 MHz
Fractional-N synthesizer and integer-N synthesizer
Low phase noise VCO
Programmable divide-by-1/-2/-4/-8/-16 output
Typical rms jitter: 0.5 ps rms
Power supply: 3.0 V to 3.6 V
Logic compatibility: 1.8 V
Programmable dual-modulus prescaler of 4/5 or 8/9
Programmable output power level
RF output mute function
3-wire serial interface
Analog and digital lock detect
Switched bandwidth fast-lock mode
Cycle slip reduction
GENERAL DESCRIPTION
The ADF4350 allows implementation of fractional-N or
integer-N phase-locked loop (PLL) frequency synthesizers
if used with an external loop filter and external reference
frequency.
The ADF4350 has an integrated voltage controlled oscillator
(VCO) with a fundamental output frequency ranging from
2200 MHz to 4400 MHz. In addition, divide-by-1/2/4/8 or 16
circuits allow the user to generate RF output frequencies as low
as 137.5 MHz. For applications that require isolation, the RF
output stage can be muted. The mute function is both pin- and
software-controllable. An auxiliary RF output is also available,
which can be powered down if not in use.
Control of all the on-chip registers is through a simple 3-wire
interface. The device operates with a power supply ranging
from 3.0 V to 3.6 V and can be powered down when not in use.
APPLICATIONS
Wireless infrastructure (W-CDMA, TD-SCDMA, WiMAX,
GSM, PCS, DCS, DECT)
Test equipment
Wireless LANs, CATV equipment
Clock generation
FUNCTIONAL BLOCK DIAGRAM
SDV
DD
AV
DD
DV
DD
V
P
R
SET
V
VCO
REF
IN
×2
DOUBLER
10-BIT R
COUNTER
÷2
DIVIDER
MULTIPLEXER
LOCK
DETECT
MUXOUT
FL
O
SWITCH
SW
LD
CLK
DATA
LE
DATA REGISTER
FUNCTION
LATCH
PHASE
COMPARATOR
CHARGE
PUMP
CP
OUT
V
TUNE
V
REF
VCO
CORE
V
COM
TEMP
RF
OUT
A+
RF
OUT
A–
PDB
RF
OUTPUT
STAGE
RF
OUT
B+
RF
OUT
B–
INTEGER
REG
FRACTION
REG
MODULUS
REG
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
÷1/2/4/8/16
OUTPUT
STAGE
MULTIPLEXER
N COUNTER
MULTIPLEXER
CE
AGND
DGND
CP
GND
SD
GND
A
GNDVCO
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2008 Analog Devices, Inc. All rights reserved.
07325-001
ADF4350