欢迎访问ic37.com |
会员登录 免费注册
发布采购

OP27GSZ 参数 Datasheet PDF下载

OP27GSZ图片预览
型号: OP27GSZ
PDF下载: 下载PDF文件 查看货源
内容描述: 低噪声,精密运算放大器 [Low Noise, Precision Operational Amplifier]
分类和应用: 运算放大器
文件页数/大小: 20 页 / 420 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号OP27GSZ的Datasheet PDF文件第2页浏览型号OP27GSZ的Datasheet PDF文件第3页浏览型号OP27GSZ的Datasheet PDF文件第4页浏览型号OP27GSZ的Datasheet PDF文件第5页浏览型号OP27GSZ的Datasheet PDF文件第6页浏览型号OP27GSZ的Datasheet PDF文件第7页浏览型号OP27GSZ的Datasheet PDF文件第8页浏览型号OP27GSZ的Datasheet PDF文件第9页  
Low Noise, Precision
Operational Amplifier
OP27
FEATURES
Low noise: 80 nV p-p (0.1 Hz to 10 Hz), 3 nV/√Hz
Low drift: 0.2 μV/°C
High speed: 2.8 V/μs slew rate, 8 MHz gain bandwidth
Low V
OS
: 10 μV
Excellent CMRR: 126 dB at VCM of ±11 V
High open-loop gain: 1.8 million
Fits OP07, 5534A sockets
Available in die form
PIN CONFIGURATIONS
BAL
BAL 1
–IN 2
+IN 3
V+
OUT
NC
00317-001
OP27
4V– (CASE)
NC = NO CONNECT
Figure 1. 8-Lead TO-99 (J-Suffix)
GENERAL DESCRIPTION
The OP27 precision operational amplifier combines the low
offset and drift of the
with both high speed and low noise.
Offsets down to 25 μV and maximum drift of 0.6 μV/°C make
the OP27 ideal for precision instrumentation applications.
Exceptionally low noise, e
n
= 3.5 nV/√Hz, at 10 Hz, a low 1/f
noise corner frequency of 2.7 Hz, and high gain (1.8 million),
allow accurate high-gain amplification of low-level signals.
A gain-bandwidth product of 8 MHz and a 2.8 V/μs slew rate
provide excellent dynamic accuracy in high speed, data-
acquisition systems.
A low input bias current of ±10 nA is achieved by use of a bias
current cancellation circuit. Over the military temperature
range, this circuit typically holds I
B
and I
OS
to ±20 nA
and 15 nA, respectively.
The output stage has good load driving capability. A guaranteed
swing of ±10 V into 600 Ω and low output distortion make the
OP27 an excellent choice for professional audio applications.
(Continued on Page 3)
V
OS
TRIM
1
–IN
2
+IN
3
V–
4
OP27
8
V
OS
TRIM
7
V+
6
OUT
00317-002
5
NC
NC = NO CONNECT
Figure 2. 8-Lead CERDIP – Glass Hermetic Seal (Z-Suffix),
8-Lead PDIP (P-Suffix),
8-Lead SO (S-Suffix)
FUNCTIONAL BLOCK DIAGRAM
V+
R3
Q6
R1
1
1
8
R4
R2
1
C2
Q22
Q21
R23
Q23
R24
Q24
R9
Q20
Q1A
NONINVERTING
INPUT (+)
Q3
INVERTING
INPUT (–)
1
R1
.
V
OS
ADJ.
C1
Q46
Q19
OUTPUT
Q1B
Q2B
Q2A
R5
C3
R12
C4
Q11
Q12
Q27
Q28
Q26
Q45
V–
Figure 3.
Rev. F
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2006 Analog Devices, Inc. All rights reserved.
00317-003
AND R2 ARE PERMANENTLY
ADJUSTED AT WAFER TEST FOR
MINIMUM OFFSET VOLTAGE