2064
THRU
2069
QUAD 1.5 A DARLINGTON
SWITCHES
SELECTION GUIDE
ALLOWABLE PACKAGE POWER DISSIPATION IN WATTS
5
R
θJT
= 6.0°C/W
Part
Number*
ULN2064B
ULN2064LB
ULN2065B
ULN2065LB
Max.
V
CEX
50 V
80 V
50 V
80 V
Min.
V
CE(SUS)
35 V
50 V
35 V
50 V
Max.
V
IN
15 V
15 V
15 V
15 V
Application
TTL, DTL, Schottky TTL,
and 5 V CMOS
4
3
SUFFIX 'B', R
θJA
= 43°C/W
2
ULN2068B
ULN2068LB
ULN2069B
ULN2069LB
TTL, DTL, Schottky TTL,
and 5 V CMOS
1
SUFFIX 'LB', R
θJA
= 60°C/W
* Suffix ‘B’ is a 16-pin DIP; ‘LB’ is a 20-lead SOIC.
0
25
50
75
100
TEMPERATURE IN
°C
125
150
Dwg. GP-049-3
TEST FIGURES
OPEN
OPEN
VCE
OPEN
OPEN
µA
OPEN
ICEX
IIN
VIN
V
VCE
IC
IB
V
VCE
mA
OPEN
IC
VIN
Dwg. No. A-9729A
Dwg. No. A-10,350
Dwg. No. A-10,349
Dwg. No. A-9732A
FIGURE 1
FIGURE 2
FIGURE 3
FIGURE 4
OPEN
VR
VS
OPEN
IS
µA
IR
V
IF
VF
mA
VIN
V
VCE
V
IC
OPEN
OPEN
VIN
IC
Dwg. No. A-9734A
Dwg. No. A-9735A
Dwg. No. A-9736
Dwg. No. A-10,351
FIGURE 5
FIGURE 6
FIGURE 7
FIGURE 8
2
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
Copyright © 1977, 2000 Allegro MicroSystems, Inc.
ALLEGRO [ ALLEGRO MICROSYSTEMS ]
