欢迎访问ic37.com |
会员登录 免费注册
发布采购

AR-20441-12 参数 Datasheet PDF下载

AR-20441-12图片预览
型号: AR-20441-12
PDF下载: 下载PDF文件 查看货源
内容描述: AccessRunner ADSL调制解调器设备设置为PCI应用 [AccessRunner ADSL Modem Device Set for PCI Applications]
分类和应用: 调制解调器PC
文件页数/大小: 24 页 / 159 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号AR-20441-12的Datasheet PDF文件第7页浏览型号AR-20441-12的Datasheet PDF文件第8页浏览型号AR-20441-12的Datasheet PDF文件第9页浏览型号AR-20441-12的Datasheet PDF文件第10页浏览型号AR-20441-12的Datasheet PDF文件第12页浏览型号AR-20441-12的Datasheet PDF文件第13页浏览型号AR-20441-12的Datasheet PDF文件第14页浏览型号AR-20441-12的Datasheet PDF文件第15页  
Controller-less ADSL Modem Device Set for PCI Applications  
AccessRunner  
Table 4. 11627 Pin Signals by Group  
Pin Name  
I/O  
Description  
AFE ANALOG-to-DIGITAL INTERFACE  
Receive Data Lines  
RX[15:0]  
I
In the parallel mode of operation, data is clocked by the signal ADC_CLK using the full  
data bus. In the serial mode of operation, a strobe signal (AFE_STR#) from the AFE  
shall trigger the transfer of data over a programmable width serial bus.  
ADC_CLK  
CLIP#  
O
O
Receive Clock for Parallel Mode  
Clip Interrupt  
This signal is used for monitoring incoming data for saturation. Goes low for one clock  
(ADC_CLK) cycle whenever clipping is detected.  
AFE DIGITAL-to-ANALOG INTERFACE  
TX[15:0]  
O
Transmit Data Lines  
In the parallel mode of operation, data is clocked by the signal DAC_CLK using the full  
data bus. In the serial mode of operation, a strobe signal (AFE_STR#) from the AFE  
shall trigger the transfer of data over a programmable width serial bus.  
DAC_CLK  
O
O
Transmit Clock for Parallel Mode  
FILTER_CLK  
AFE Filter Clock  
This signal is used by the DAC interface block to strobe the external AFE filters.  
AFE Strobe Signal  
AFE_STR#  
I
DIGITAL INTERFACE (DI)  
TLXCK_EN  
I
LSX Transmit Data Clock Generation Enable  
Transmit Data Clock (LS0)  
Transmit Data Clock (LS1)  
Transmit Data (LS0)  
T_CLK_LS0  
T_CLK_LS1  
T_DAT_LS0  
T_DAT_LS1  
R_CLK_LS0  
R_CLK_LS1  
R_DAT_LS0  
R_DAT_LS1  
R_CLK_AS0  
R_CLK_AS1  
R_DAT_AS0  
R_DAT_AS1  
R_NCO_LS0  
R_NCO_LS1  
R_NCO_AS0  
R_NCO_AS1  
BIT_CLOCK  
I/O  
I/O  
I
I
Transmit Data (LS1)  
I
Receive Data Clock (LS0)  
Receive Data Clock (LS1)  
Receive Data (LS0)  
I
O
O
I
Receive Data (LS1)  
Receive Data Clock (AS0)  
Receive Data Clock (AS1)  
Receive Data (AS0)  
I
O
O
O
O
O
O
O
Receive Data (AS1)  
Receive LS0 NCO Output  
Receive LS1 NCO Output  
Receive AS0 NCO Output  
Receive AS1 NCO Output  
Serial Data Bit Clock Output  
Used to synchronize the serial input and output data bit streams, enables, and  
superframe qualifiers.  
T_FAST_BYTE#  
T_INTER_BYTE#  
R_FAST_FRAME#  
R_FAST_SUPER#  
O
O
O
O
Transmit Fast Data Bit Input Enable  
Transmit Interleaved Data Bit Input Enable  
Receive Fast Data Bit Output Frame Qualifier  
Receive Fast Data Bit Output Superframe Qualifier  
Doc. No. 100394B  
October 19, 1999  
Conexant  
Proprietary Information  
11