欢迎访问ic37.com |
会员登录 免费注册
发布采购

CN8478 参数 Datasheet PDF下载

CN8478图片预览
型号: CN8478
PDF下载: 下载PDF文件 查看货源
内容描述: 多通道同步通信控制器( MUSYCC ™ ) [Multichannel Synchronous Communications Controller (MUSYCC?)]
分类和应用: 通信控制器
文件页数/大小: 221 页 / 2104 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号CN8478的Datasheet PDF文件第161页浏览型号CN8478的Datasheet PDF文件第162页浏览型号CN8478的Datasheet PDF文件第163页浏览型号CN8478的Datasheet PDF文件第164页浏览型号CN8478的Datasheet PDF文件第166页浏览型号CN8478的Datasheet PDF文件第167页浏览型号CN8478的Datasheet PDF文件第168页浏览型号CN8478的Datasheet PDF文件第169页  
CN8478/CN8474A/CN8472A/CN8471A  
6.0 Basic Operation  
Multichannel Synchronous Communications Controller (MUSYCC™)  
6.4 Protocol Support  
Table 6-13. Message Configuration Descriptor (2 of 2)  
Bit  
Field  
Name  
Value  
Description  
24  
PADEN  
0
Pad Fill Disabled. One shared opening/closing flag  
(7Eh) is inserted before sending next message  
1
0
Pad Fill Enabled. Also, see PADCNT bit field.  
23:16  
PADCNT[7:0]  
Pad Count. When PADEN = 1, PADCNT indicates the  
minimum number of idle codes to be inserted  
between the closing flags and the next opening flag  
(7Eh).  
If PADCNT = 2 and IC = 1, for example, yields the  
bit pattern 7Eh..FFh..FFh..7Eh  
There is no indication by MUSYCC if more than  
PADCNT number of idle codes are inserted.  
15  
REPEAT  
RSVD  
0
1
0
Repeat Message Transmission Disabled.  
Repeat Message Transmission Enabled.  
Reserved.  
14:0  
6.4.7 Bit-Level Operation  
Each channel group provides two separate Bit-Level Processors (BLP) to service  
the transmit and receive directions separately. Also, each channel group provides  
two separate Direct Memory Access Controllers (DMAC) to service the transmit  
and receive directions separately. The BLP and DMAC work in conjunction to  
transfer serial data between the serial interface and shared memory. BLPs  
perform the required bit-level processing based on the protocol mode assigned to  
the channel and direction.  
DMACs access the data to transmit or store the received data to shared  
memory (via the host interface). Each DMAC seeks out the next Message  
Descriptor to service for each active channel and direction. This information is  
available from the Channel Group Descriptor in shared memory which has  
information locating the message list for each channel direction. A Buffer  
Descriptor within each Message Descriptor along with the protocol mode set for  
the channel-direction drives the treatment of the receive and transmit bit stream.  
Bit-level operations vary between HDLC and transparent modes. The  
differences relate to protocol-specific support, as well as to the treatment of the  
bit stream during abnormal conditions. Additionally, bit-level operations are  
independent and sometimes differ between the transmitter and the receiver.  
100660E  
Conexant  
6-31