欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C1021B-15ZC 参数 Datasheet PDF下载

CY7C1021B-15ZC图片预览
型号: CY7C1021B-15ZC
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位( 64K ×16 )静态RAM [1-Mbit (64K x 16) Static RAM]
分类和应用: 内存集成电路静态存储器光电二极管
文件页数/大小: 10 页 / 362 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C1021B-15ZC的Datasheet PDF文件第1页浏览型号CY7C1021B-15ZC的Datasheet PDF文件第3页浏览型号CY7C1021B-15ZC的Datasheet PDF文件第4页浏览型号CY7C1021B-15ZC的Datasheet PDF文件第5页浏览型号CY7C1021B-15ZC的Datasheet PDF文件第6页浏览型号CY7C1021B-15ZC的Datasheet PDF文件第7页浏览型号CY7C1021B-15ZC的Datasheet PDF文件第8页浏览型号CY7C1021B-15ZC的Datasheet PDF文件第9页  
CY7C1021B
CY7C10211B
Selection Guide
7C10211B-10
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby Current (mA)
Com’l / Ind’l
Automotive
Com’l / Ind’l
Automotive
L Version
10
150
-
10
-
0.5
7C1021B-12
12
140
-
10
-
0.5
7C1021B-15
15
130
150
10
15
0.5
Pin Configurations
SOJ / TSOP II
Top View
A
4
A
3
A
2
A
1
A
0
CE
I/O
1
I/O
2
I/O
3
I/O
4
V
CC
V
SS
I/O
5
I/O
6
I/O
7
I/O
8
WE
A
15
A
14
A
13
A
12
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A
5
A
6
A
7
OE
BHE
BLE
I/O
16
I/O
15
I/O
14
I/O
13
V
SS
V
CC
I/O
12
I/O
11
I/O
10
I/O
9
NC
A
8
A
9
A
10
A
11
NC
Pin Definitions
Pin Name
A
0
–A
15
I/O
1
–I/O
16
NC
WE
CE
BHE, BLE
OE
SOJ, TSOP–Pin Number
1–5,18–21, 24–27, 42–44
7–10, 13–16, 29–32,
35–38
22, 23, 28
17
6
39, 40
41
I/O Type
Input
Description
Address Inputs used to select one of the address locations.
Input/Output
Bidirectional Data I/O lines.
Used as input or output lines depending
on operation.
No Connect
No Connects.
Not connected to the die.
Input/Control
Write Enable Input, active LOW.
When selected LOW, a Write is
conducted. When deselected HIGH, a Read is conducted.
Input/Control
Chip Enable Input, active LOW.
When LOW, selects the chip. When
HIGH, deselects the chip.
Input/Control
Byte Write Select Inputs, active LOW.
BLE controls I/O
8
–I/O
1
, BHE
controls I/O
16
–I/O
9
.
Input/Control
Output Enable, active LOW.
Controls the direction of the I/O pins.
When LOW, the I/O pins are allowed to behave as outputs. When
deasserted HIGH, I/O pins are three-stated, and act as input data
pins.
Ground
Ground for the device.
Should be connected to ground of the
system.
V
SS
V
CC
12, 34
11, 33
Power Supply
Power Supply inputs to the device.
Document #: 38-05145 Rev. *A
Page 2 of 10