欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C1367B-166AC 参数 Datasheet PDF下载

CY7C1367B-166AC图片预览
型号: CY7C1367B-166AC
PDF下载: 下载PDF文件 查看货源
内容描述: 9 -MB ( 256K ×36 / 512K ×18 )流水线DCD同步SRAM [9-Mb (256K x 36/512K x 18) Pipelined DCD Sync SRAM]
分类和应用: 存储内存集成电路静态存储器时钟
文件页数/大小: 32 页 / 549 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CY7C1367B-166AC的Datasheet PDF文件第12页浏览型号CY7C1367B-166AC的Datasheet PDF文件第13页浏览型号CY7C1367B-166AC的Datasheet PDF文件第14页浏览型号CY7C1367B-166AC的Datasheet PDF文件第15页浏览型号CY7C1367B-166AC的Datasheet PDF文件第17页浏览型号CY7C1367B-166AC的Datasheet PDF文件第18页浏览型号CY7C1367B-166AC的Datasheet PDF文件第19页浏览型号CY7C1367B-166AC的Datasheet PDF文件第20页  
CY7C1366B  
CY7C1367B  
possible to capture all other signals and simply ignore the  
value of the CLK captured in the boundary scan register.  
Once the data is captured, it is possible to shift out the data by  
putting the TAP into the Shift-DR state. This places the  
boundary scan register between the TDI and TDO balls.  
Note that since the PRELOAD part of the command is not  
implemented, putting the TAP to the Update-DR state while  
performing a SAMPLE/PRELOAD instruction will have the  
same effect as the Pause-DR command.  
BYPASS  
When the BYPASS instruction is loaded in the instruction  
register and the TAP is placed in a Shift-DR state, the bypass  
register is placed between the TDI and TDO balls. The  
advantage of the BYPASS instruction is that it shortens the  
boundary scan path when multiple devices are connected  
together on a board.  
Reserved  
These instructions are not implemented but are reserved for  
future use. Do not use these instructions.  
Document #: 38-05096 Rev. *B  
Page 16 of 32