欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRK32309CD-1 参数 Datasheet PDF下载

XRK32309CD-1图片预览
型号: XRK32309CD-1
PDF下载: 下载PDF文件 查看货源
内容描述: 低成本3.3V零延迟缓冲器 [LOW-COST 3.3V ZERO DELAY BUFFER]
分类和应用: 时钟驱动器逻辑集成电路光电二极管
文件页数/大小: 13 页 / 335 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRK32309CD-1的Datasheet PDF文件第2页浏览型号XRK32309CD-1的Datasheet PDF文件第3页浏览型号XRK32309CD-1的Datasheet PDF文件第4页浏览型号XRK32309CD-1的Datasheet PDF文件第5页浏览型号XRK32309CD-1的Datasheet PDF文件第6页浏览型号XRK32309CD-1的Datasheet PDF文件第7页浏览型号XRK32309CD-1的Datasheet PDF文件第8页浏览型号XRK32309CD-1的Datasheet PDF文件第9页  
PRELIMINARY
MAY 2006
XRK32309
REV. P1.0.1
LOW-COST 3.3V ZERO DELAY BUFFER
GENERAL DESCRIPTION
FUNCTIONAL DESCRIPTION
Offered in both 16 pin SOIC and TSSOP packages,
XRK32309 is a low cost 3.3V zero delay buffer. It is
designed to distribute high speed clocks by taking
one reference input and driving nine output clocks.
The feedback of its on-chip PLL is internally
connected to the FB output. XRK32309 devices
operate over 10-100 MHz frequency range with 30 pF
loads and up to 120MHz with lower loads (10 pF).
The -1H version has higher drive strength than the
base -1 version, featuring faster rise and fall time.
The XRK32309 has two banks each with four
outputs. These outputs are controlled by two select
input lines according to the Table 2, “Select Input
are needed, bank B can be tri-stated. The select
lines also enable putting the device in a bypass mode
where the input is directly applied to the outputs. This
feature is useful for chip and testing purposes.
Some applications may require distributing the clock
to several destinations. In such situations, multiple
XRK32309 devices can be connected to accept the
same input clock and generate several clock signals.
F
IGURE
1. B
LOCK
D
IAGRAM OF THE
XRK32309
In this case, the skew between the outputs of two
devices is guaranteed to be less than 700 ps.
The available versions of XRK32309 are shown in
XRK32309-1 is the base part.
FEATURES
10-MHz to 120-MHz operating range, compatible
with CPU and PCI bus frequencies
Zero input-output propagation delay
Multiple low-skew outputs
Output-output skew less than 250 ps
Device-device skew less than 700 ps
One input drives nine outputs, grouped as 4 +
4+1
Less than 200 ps cycle-cycle jitter, compatible with
Pentium -based systems
Test Mode to bypass phase-locked loop (PLL) (see
“Select Input Decoding” on page 2)
Available in space-saving 16-pin 150-mil SOIC or
4.4-mm TSSOP packages
3.3V operation
Industrial and commercial temperature available
PLL
REF
MUX
QA0
QA1
QA2
QA3
S2
S1
Select Input
Decoding
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com
®
FB
QB0
QB1
QB2
QB3