欢迎访问ic37.com |
会员登录 免费注册
发布采购

74ACT08SCX 参数 Datasheet PDF下载

74ACT08SCX图片预览
型号: 74ACT08SCX
PDF下载: 下载PDF文件 查看货源
内容描述: 四2输入与门 [Quad 2-Input AND Gate]
分类和应用: 栅极逻辑集成电路光电二极管
文件页数/大小: 7 页 / 104 K
品牌: FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
 浏览型号74ACT08SCX的Datasheet PDF文件第2页浏览型号74ACT08SCX的Datasheet PDF文件第3页浏览型号74ACT08SCX的Datasheet PDF文件第4页浏览型号74ACT08SCX的Datasheet PDF文件第5页浏览型号74ACT08SCX的Datasheet PDF文件第6页浏览型号74ACT08SCX的Datasheet PDF文件第7页  
74AC08 • 74ACT08 Quad 2-Input AND Gate
November 1988
Revised February 2005
74AC08 • 74ACT08
Quad 2-Input AND Gate
General Description
The AC/ACT08 contains four, 2-input AND gates.
Features
s
I
CC
reduced by 50% on 74AC only
s
Outputs source/sink 24 mA
Ordering Code:
Order Number
74AC08SC
74AC08SJ
74AC08MTC
74AC08MTCX_NL
(Note 1)
74AC08PC
74AC08PC_NL
(Note 1)
74ACT08SC
74ACT08SCX_NL
(Note 1)
74ACT08MTC
74ACT08MTCX_NL
(Note 1)
74ACT08PC
74ACT08PC_NL
(Note 1)
Package
Number
M14A
M14D
MTC14
MTC14
N14A
N14A
M14A
M14A
MTC14
MTC14
N14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. (PC not available in Tape and Reel.)
Pb-Free package per JEDEC J-STD-020B.
Note 1:
“_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Use this number to order device.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Pin Names
A
n
, B
n
O
n
FACT
¥
is a trademark of Fairchild Semiconductor Corporation.
Description
Inputs
Outputs
© 2005 Fairchild Semiconductor Corporation
DS009914
www.fairchildsemi.com