欢迎访问ic37.com |
会员登录 免费注册
发布采购

56F807_1 参数 Datasheet PDF下载

56F807_1图片预览
型号: 56F807_1
PDF下载: 下载PDF文件 查看货源
内容描述: 16位数字信号控制器 [16-bit Digital Signal Controllers]
分类和应用: 控制器
文件页数/大小: 60 页 / 649 K
品牌: FREESCALE [ Freescale ]
 浏览型号56F807_1的Datasheet PDF文件第27页浏览型号56F807_1的Datasheet PDF文件第28页浏览型号56F807_1的Datasheet PDF文件第29页浏览型号56F807_1的Datasheet PDF文件第30页浏览型号56F807_1的Datasheet PDF文件第32页浏览型号56F807_1的Datasheet PDF文件第33页浏览型号56F807_1的Datasheet PDF文件第34页浏览型号56F807_1的Datasheet PDF文件第35页  
External Clock Operation  
3.4.3  
External Clock Source  
The recommended method of connecting an external clock is given in Figure 3-9. The external clock  
source is connected to XTAL and the EXTAL pin is grounded.  
56F807  
XTAL  
EXTAL  
V
External  
Clock  
SS  
Figure 3-9 Connecting an External Clock Signal  
5
Table 3-8 External Clock Operation Timing Requirements  
Operating Conditions: VSS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C  
Characteristic  
Symbol  
fosc  
Min  
0
Typ  
Max  
80  
Unit  
MHz  
ns  
Frequency of operation (external clock driver)1  
Clock Pulse Width2, 3  
tPW  
6.25  
1. See Figure 3-9 for details on using the recommended connection of an external clock driver.  
2. The high or low pulse width must be no smaller than 6.25ns or the chip will not function. However, the high pulse width  
does not have to be any particular percent of the low pulse width.  
3. Parameters listed are guaranteed by design.  
VIH  
External  
Clock  
90%  
50%  
10%  
90%  
50%  
10%  
VIL  
tPW  
tPW  
Note: The midpoint is VIL + (VIH – VIL)/2.  
Figure 3-10 External Clock Timing  
56F807 Technical Data Technical Data, Rev. 16  
Freescale Semiconductor  
31