欢迎访问ic37.com |
会员登录 免费注册
发布采购

MK10DX128VLF5 参数 Datasheet PDF下载

MK10DX128VLF5图片预览
型号: MK10DX128VLF5
PDF下载: 下载PDF文件 查看货源
内容描述: K10次家庭 [K10 Sub-Family]
分类和应用:
文件页数/大小: 59 页 / 1732 K
品牌: FREESCALE [ Freescale ]
 浏览型号MK10DX128VLF5的Datasheet PDF文件第15页浏览型号MK10DX128VLF5的Datasheet PDF文件第16页浏览型号MK10DX128VLF5的Datasheet PDF文件第17页浏览型号MK10DX128VLF5的Datasheet PDF文件第18页浏览型号MK10DX128VLF5的Datasheet PDF文件第20页浏览型号MK10DX128VLF5的Datasheet PDF文件第21页浏览型号MK10DX128VLF5的Datasheet PDF文件第22页浏览型号MK10DX128VLF5的Datasheet PDF文件第23页  
General  
emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the  
measured orientations in each frequency range.  
2. VDD = 3.3 V, TA = 25 °C, fOSC = 12 MHz (crystal), fSYS = 48 MHz, fBUS = 48MHz  
3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband  
TEM Cell Method  
5.2.7 Designing with radiated emissions in mind  
To find application notes that provide guidance on designing your system to minimize  
interference from radiated emissions:  
1. Go to http://www.freescale.com.  
2. Perform a keyword search for “EMC design.”  
5.2.8 Capacitance attributes  
Table 8. Capacitance attributes  
Symbol  
Description  
Min.  
Max.  
Unit  
CIN_A  
Input capacitance: analog pins  
7
pF  
CIN_D  
Input capacitance: digital pins  
7
pF  
5.3 Switching specifications  
5.3.1 Device clock specifications  
Table 9. Device clock specifications  
Symbol  
Description  
Min.  
Max.  
Unit  
Notes  
Normal run mode  
fSYS  
fBUS  
fFLASH  
fLPTMR  
System and core clock  
Bus clock  
50  
50  
25  
25  
MHz  
MHz  
MHz  
MHz  
Flash clock  
LPTMR clock  
VLPR mode1  
fSYS  
fBUS  
fFLASH  
fERCLK  
System and core clock  
Bus clock  
4
4
MHz  
MHz  
MHz  
MHz  
Flash clock  
1
External reference clock  
16  
Table continues on the next page...  
K10 Sub-Family Data Sheet, Rev. 4 5/2012.  
Freescale Semiconductor, Inc.  
19