欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC9456 参数 Datasheet PDF下载

MPC9456图片预览
型号: MPC9456
PDF下载: 下载PDF文件 查看货源
内容描述: 2.5V和3.3V LVCMOS时钟扇出缓冲器 [2.5V AND 3.3V LVCMOS CLOCK FANOUT BUFFER]
分类和应用: 时钟
文件页数/大小: 12 页 / 285 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC9456的Datasheet PDF文件第2页浏览型号MPC9456的Datasheet PDF文件第3页浏览型号MPC9456的Datasheet PDF文件第4页浏览型号MPC9456的Datasheet PDF文件第5页浏览型号MPC9456的Datasheet PDF文件第6页浏览型号MPC9456的Datasheet PDF文件第7页浏览型号MPC9456的Datasheet PDF文件第8页浏览型号MPC9456的Datasheet PDF文件第9页  
MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC9456/D
Rev 1, 03/2002
2.5V and 3.3V LVCMOS Clock
Fanout Buffer
The MPC9456 is a 2.5V and 3.3V compatible 1:10 clock distribution
buffer designed for low-voltage mid-range to high-performance telecom,
networking and computing applications. Both 3.3V, 2.5V and dual supply
voltages are supported for mixed-voltage applications. The MPC9456
offers 10 low-skew outputs and a differential LVPECL clock input. The
outputs are configurable and support 1:1 and 1:2 output to input
frequency ratios. The MPC9456 is specified for the extended temperature
range of –40 to 85°C.
Features
Configurable 10 outputs LVCMOS clock distribution buffer
MPC9456
LOW VOLTAGE SINGLE OR
DUAL SUPPLY 2.5V AND 3.3V
LVCMOS CLOCK
DISTRIBUTION BUFFER
Freescale Semiconductor, Inc...
Compatible to single, dual and mixed 3.3V/2.5V voltage supply
Wide range output clock frequency up to 250 MHz
Designed for mid-range to high-performance telecom, networking and
computer applications
Supports high-performance differential clocking applications
Ambient operating temperature range of –40 to 85°C
Functional Description
The MPC9456 is a full static design supporting clock frequencies up to
250 MHz. The signals are generated and retimed on-chip to ensure
minimal skew between the three output banks.
Each of the three output banks can be individually supplied by 2.5V or 3.3V supporting mixed voltage applications. The FSELx
pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for
each of the three output banks. The MPC9456 can be reset and the outputs are disabled by deasserting the MR/OE pin (logic
high state). Asserting MR/OE will enable the outputs.
All control inputs accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive
terminated 50
transmission lines. The clock input is low voltage PECL compatible for differential clock distribution support.
Please consult the MPC9446 specification for a full CMOS compatible device. For series terminated transmission lines, each of
the MPC9456 outputs can drive one or two traces giving the devices an effective fanout of 1:20. The device is packaged in a 7x7
mm2 32-lead LQFP package.
Max. output skew of 200 ps (150 ps within one bank)
Selectable output configurations per output bank
Tristable outputs
32 ld LQFP package
FA SUFFIX
LQFP PACKAGE
CASE 873A–02
©
Motorola, Inc. 2002
For More Information On This Product,
1
Go to: www.freescale.com