Document Reference No.: FT_000367
UM232H Single Channel USB Hi-Speed FT232H Development Module
Datasheet Version 1.2
Clearance No.: FTDI# 198
Pin No.
J2-1
Name
SLD
Type
Description
Shield to GND
PWR
USB Cable Shield shorted to GND via a 0Ω resistor.
J2-2
VIO
1.8 to +3.3V supply to the UART Interface and ACBUS I/O pins
+3.3V output from the integrated L.D.O. regulator if the UM232H is running on
5V self or bus powered designs. Therefore this pin can be used to supply the
FT232HL’s VCCIO pin by connecting this pin to J2-2 (VIO). This pin can also be
an input if the UM232H is running on 3.3V self powered designs.
J2-3
J2-4
3V3
PU2
Output/Input
Control
Pull up resistor pin connection 1. Connect to J1-3 (USB) in a self powered
configuration.
Pull up resistor pin connection 2. Connect to J1-4 (RST#) in a self powered
configuration.
J2-5
J2-6
J2-7
PU1
GND
AD0
AD1
Control
PWR
Module Ground Supply Pins
Configurable Output Pin, the default configuration is Transmit Asynchronous
Data Output / Handshake Signal..
Output
Configurable Input Pin, the default configuration is Receiving Asynchronous Data
Input / Handshake Signal..
J2-8
Input
Output
Input
Output
Input
Input
AD2
AD3
AD4
AD5
AD6
Configurable Output Pin, the default configuration is Request to Send Control
Output / Handshake Signal.
J2-9
Configurable Input Pin, the default configuration is Clear To Send Control Input /
Handshake Signal.
J2-10
J2-11
J2-12
J2-13
Configurable Output Pin, the default configuration is Data Terminal Ready
Control Output / Handshake Signal.
Configurable Input Pin, the default configuration is Data Set Ready Control Input
/ Handshake Signal.
Configurable Input Pin, the default configuration is Data Carrier Detect Control
Input / Handshake Signal..
Configurable Input Pin, the default configuration is RI#, Ring Indicator Control
Input/ Handshake Signal. When remote wake up is enabled in the EEPROM
taking RI# low >20ms can be used to resume the PC USB host controller from
suspend.
J2-14
Input
AD7
Table 4.3 : UM232H Connector J2 Signal Description
Notes:
1. When used in Input Mode, the input pins are pulled to VCCIO via internal 75kΩ (approx.) resistors. These
pins can be programmed to gently pull low during USB suspend (PWREN# = “1”) by setting an option in the
EEPROM.
10
© Copyright 2011 Future Technology Devices International Ltd
FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
