欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNC2-64L1B 参数 Datasheet PDF下载

VNC2-64L1B图片预览
型号: VNC2-64L1B
PDF下载: 下载PDF文件 查看货源
内容描述: 的Vinculum - II嵌入式双USB主机控制器IC [VINCULUM-II EMBEDDED DUAL USB HOST CONTROLLER IC]
分类和应用: 控制器
文件页数/大小: 90 页 / 1976 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNC2-64L1B的Datasheet PDF文件第45页浏览型号VNC2-64L1B的Datasheet PDF文件第46页浏览型号VNC2-64L1B的Datasheet PDF文件第47页浏览型号VNC2-64L1B的Datasheet PDF文件第48页浏览型号VNC2-64L1B的Datasheet PDF文件第50页浏览型号VNC2-64L1B的Datasheet PDF文件第51页浏览型号VNC2-64L1B的Datasheet PDF文件第52页浏览型号VNC2-64L1B的Datasheet PDF文件第53页  
Document No.: FT_000138  
VINCULUM-II EMBEDDED DUAL USB HOST CONTROLLER IC Datasheet  
Version - 1.2  
Clearance No.: FTDI# 143  
6.3.6 VNC1L Legacy Interface  
VNC2 SPI is compatible with the SPI slave of VNC1L. This is a custom protocol using 4 wires and will be  
explained here.  
The Master asserts the slave select, but in this case it is an active high signal. Following this, a 3 bit  
command is sent on the MOSI pin (see Figure 6-15 for command structure). This has instructions on  
whether a read or write is requested and if data or status is to be sent. For a data write, 8 bits of data  
are sent on MOSI followed by a status bit being returned on MISO. If this bit is „0‟ it means the data write  
was successful. If it is „1‟ it means that internal buffer was full and the write should be repeated. Finally,  
the slave select is de-asserted. See Figure Figure 6-13 for an example of this:  
Figure 6-13 VNC1L Mode Data Write  
Data reads are similar, with the data from Slave to Master coming on the MISO pin. If the status bit is „0‟  
it means the data byte sent is new data that has not been read before. If it is „1‟ it means that it is old  
data. See Figure 6-14 for an example.  
Figure 6-14 VNC1L Mode Data Read  
The command and status formats for this mode can be seen in Figure 6-16 below with a description of  
each field in Table 19.  
Command:  
Data:  
Start  
D7  
R/W  
D6  
Addr  
D5  
D4  
D3  
D2  
D1  
D0  
Status:  
Status  
Figure 6-15 VNC1L Compatible SPI Command and Status Structure  
Copyright © 2010 Future Technology Devices International Limited  
49