欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNC2-64L1B 参数 Datasheet PDF下载

VNC2-64L1B图片预览
型号: VNC2-64L1B
PDF下载: 下载PDF文件 查看货源
内容描述: 的Vinculum - II嵌入式双USB主机控制器IC [VINCULUM-II EMBEDDED DUAL USB HOST CONTROLLER IC]
分类和应用: 控制器
文件页数/大小: 90 页 / 1976 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNC2-64L1B的Datasheet PDF文件第51页浏览型号VNC2-64L1B的Datasheet PDF文件第52页浏览型号VNC2-64L1B的Datasheet PDF文件第53页浏览型号VNC2-64L1B的Datasheet PDF文件第54页浏览型号VNC2-64L1B的Datasheet PDF文件第56页浏览型号VNC2-64L1B的Datasheet PDF文件第57页浏览型号VNC2-64L1B的Datasheet PDF文件第58页浏览型号VNC2-64L1B的Datasheet PDF文件第59页  
Document No.: FT_000138  
VINCULUM-II EMBEDDED DUAL USB HOST CONTROLLER IC Datasheet  
Version - 1.2  
Clearance No.: FTDI# 143  
6.4 Serial Peripheral Interface SPI Master  
CLK  
SS#  
External - SPI Slave  
VNC2 - SPI Master  
MOSI  
MISO  
Figure 6-20 SPI Master block diagram  
The SPI Master interface is used to interface to applications such as SD Cards. The SPI Master provides  
the following features:  
Synchronous serial data link.  
Full and half duplex data transmission.  
Serial clock with programmable frequency, polarity and phase.  
One slave select output.  
Programmable delay between negative edge of slave select and start of transfer.  
SD Card interface.  
An interface that‟s compatible with the VLSI VS1033 SCI mode used for VMUSIC capability  
The SPI Master only clocks in and out data that the VNC2 CPU sets up in its register space. The VNC2  
CPU interprets the data words that are to be sent and received.  
6.4.1 SPI Master Signal Descriptions.  
Table 25 shows the SPI master signals and the available pins that they can be mapped to depending on  
the package size. Further details on the configuration of input and output signals are available in Section  
5 - I/O Multiplexer.  
64 Pin  
Package  
48 Pin  
Package  
32 Pin  
Package  
Name  
Type  
Description  
Available  
pins  
Available  
pins  
Available  
pins  
11, 15,  
19, 24,  
28, 39,  
43, 47,  
51, 57,  
61  
11, 15,  
20, 31,  
35, 41,  
45  
SPI master clock input  
11, 23  
29  
spi_m_clk  
Output  
12, 16,  
20, 25,  
29, 40,  
44, 48,  
52, 58,  
62  
12,16,  
21, 32,  
36, 42,  
46  
Master Out Slave In  
12, 24,  
30  
spi_m_mosi  
Output  
Input  
Synchronous data from master to slave  
Master In Slave Out  
13, 17,  
13, 18,  
14, 25,  
Copyright © 2010 Future Technology Devices International Limited  
55