欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNCLO-PSU-EU 参数 Datasheet PDF下载

VNCLO-PSU-EU图片预览
型号: VNCLO-PSU-EU
PDF下载: 下载PDF文件 查看货源
内容描述: Vinculo开发模块 [Vinculo Development Module]
分类和应用:
文件页数/大小: 25 页 / 702 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNCLO-PSU-EU的Datasheet PDF文件第17页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第18页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第19页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第20页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第21页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第22页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第23页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第25页  
Document Reference No.: FT_000327  
Vinculo Development Module Datasheet Version 1.0  
Clearance No.: FTDI#173  
Appendix B List of Figures and Tables  
List of Figures  
Figure 1.1 VINCULO ...................................................................................................................1  
Figure 3.1 - Vinculo Diagram..........................................................................................................4  
Figure 8.1 - Vinculo Dimensions ................................................................................................... 15  
Figure 9.1 - Vinculo Schematics.................................................................................................... 16  
List of Tables  
Table 3.1 - Pin Signal Descriptions..................................................................................................6  
Table 3.2 - USB Slave Pin Out ........................................................................................................7  
Table 3.3 - USB Slave Pin Out ........................................................................................................7  
Table 3.4 Jumper Options ...........................................................................................................8  
Table 4.1 - Data and Control Bus Signal Mode Options UART...........................................................9  
Table 4.2 - Data and Control Bus Signal Mode Options SPI Slave ................................................... 10  
Table 4.3 - Data and Control Bus Signal Mode Options SPI Master ................................................. 10  
Table 4.4 - Data and Control Bus Signal Mode Options Parallel FIFO Interface ................................. 11  
Table 5.1 - Signal Name and Description Debugger Interface ........................................................ 12  
Table 6.1 ADC Interface............................................................................................................ 13  
Copyright © 2010 Future Technology Devices International Limited  
20