欢迎访问ic37.com |
会员登录 免费注册
发布采购

X24165P-2.7 参数 Datasheet PDF下载

X24165P-2.7图片预览
型号: X24165P-2.7
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的2线串行E2PROM带座LockTM保护 [Advanced 2-Wire Serial E2PROM with Block LockTM Protection]
分类和应用: 可编程只读存储器
文件页数/大小: 17 页 / 291 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X24165P-2.7的Datasheet PDF文件第3页浏览型号X24165P-2.7的Datasheet PDF文件第4页浏览型号X24165P-2.7的Datasheet PDF文件第5页浏览型号X24165P-2.7的Datasheet PDF文件第6页浏览型号X24165P-2.7的Datasheet PDF文件第8页浏览型号X24165P-2.7的Datasheet PDF文件第9页浏览型号X24165P-2.7的Datasheet PDF文件第10页浏览型号X24165P-2.7的Datasheet PDF文件第11页  
X24165
READ OPERATIONS
Read operations are initiated in the same manner as
Write operations with the exception that the R/W bit
of the slave address is set HIGH. There are three basic read
operations: current address read, random read
terminated by the master; by not responding with an acknow
-ledge and by issuing a stop condition. Refer to
Figure 7 for the sequence of address, acknowledge and
data transfer.
Random Read
Random read operations allow the master to access any
memory location in a random manner. Prior to issuing
the slave address with the R / W bit set HIGH, the master
must first perform a “dummy” write operation.
The master issues the start condition, and the slave ad-
dress with the R/W bit set LOW, followed by the word
address it is to read. After the word address acknowledge, the
master immediately reissues the start condition
and the slave address with the R/W bit set HIGH. This will be
followed by an acknowledge from the
X24165 and then by the eight-bit word. The read operation is
terminated by the master; by not responding
with an acknowledge and by issuing a stop condition. Refer
to Figure 8 for the address, acknowledge and
data transfer sequence.
and sequential read.
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condition
during the ninth cycle or hold SDA HIGH during the
ninth clock cycle and then issue a stop condition.
Current Address Read
Internally the X24165 contains an address counter that
maintains the address of the last word read, incremented
by one or the exact address of the last word written.
Therefore, if the last access read was to address n, the
next read operation would access data from address
n + 1. Upon receipt of the slave address with the R/W
set HIGH, the X24165 issues an acknowledge and
transmits the eight-bit word. The read operation is
Figure 7. Current Address Read
S
T
A
R
T
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
S
T
O
P
SDA LINE
BUS ACTIVITY:
X24165
S
A
C
K
P
DATA
6551 ILL F11
Figure 8. Random Read
S
T
A
R
T
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
WORD
ADDRESS n
S
T
A
R
T
SLAVE
ADDRESS
S
T
O
P
SDA LINE
BUS ACTIVITY:
X24165
S
A
C
K
A
C
K
S
A
C
K
P
DATA n
6551 ILL F12.1
7