欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1890Y-14 参数 Datasheet PDF下载

ICS1890Y-14图片预览
型号: ICS1890Y-14
PDF下载: 下载PDF文件 查看货源
内容描述: 自动协商广告寄存器(寄存器4 0×04 ] ) [Auto-Negotiation Advertisement Register (register 4 [0x04])]
分类和应用:
文件页数/大小: 66 页 / 1746 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS1890Y-14的Datasheet PDF文件第2页浏览型号ICS1890Y-14的Datasheet PDF文件第3页浏览型号ICS1890Y-14的Datasheet PDF文件第4页浏览型号ICS1890Y-14的Datasheet PDF文件第5页浏览型号ICS1890Y-14的Datasheet PDF文件第7页浏览型号ICS1890Y-14的Datasheet PDF文件第8页浏览型号ICS1890Y-14的Datasheet PDF文件第9页浏览型号ICS1890Y-14的Datasheet PDF文件第10页  
ICS1890
10M Serial Interface
The 10M Serial Interface is an alternative serial interface
between the PHY and MAC/Repeater than the standard MII
Data interface. The 10M Serial interface provides the same
functionality, but with a serial data stream at a 10 MHz clock
rate.
This interface is selected by setting the MII/SI pin to STREAM
INTERFACE mode and by setting the 10/100SEL pin to 10
mode.
The 10M Serial Interface operation consists of a nine signal
interface: 10TCLK, 10TXEN, 10TD 10RCLK, 10RXDV, 10RD,
10CRS, 10COL, and LSTA.
Data is exchanged between the MAC and PHY serially at a 10
MHz clock rate.
Since only the 10M Serial Interface or the MII Interface is
active at once, it is possible to share the MII Data interface
pins for 10M Serial Interface functionality.
The pins have the following mapping:
MII
TXCLK
TXEN
TXER
TXD3
TXD2
TXD1
TXD0
RXCLK
RXDV
RXER
RXD3
RXD2
RXD1
RXD0
CRS
COL
LSTA
10M Serial
10TCLK
10TXEN
(1)
Link Pulse Interface
The Link Pulse Interface is an alternative control interface
between the PHY and MAC/Repeater than the standard MII
Data interface. The Link Pulse provides detailed control over
the Auto-Negotiation process.
This interface is selected by setting the MII/SI pin to STREAM
INTERFACE mode, by setting the 10/100SEL pin to 10
mode, and by setting the 10/LP pin to LP mode.
The Link Pulse Interface consists of a five signal interface:
LTCLK, LPTX, LRCLK, LPRX, SD.
Since only the Link Pulse Interface or the MII Interface is
active at once, it is possible to share the MII Data interface
pins for Link Pulse Interface functionality.
The pins have the following mapping:
MII
TXCLK
TXEN
TXER
TXD3
TXD2
TXD1
TXD0
RXCLK
RXDV
RXER
RXD3
RXD2
RXD1
RXD0
CRS
COL
LSTA
Link Pulse
LTCLK
LPTX
LRCLK
LPRX
10TD
10RCLK
10RXDV
(1)
10RD
10CRS
10COL
LSTA
SD
Other mode configuration pins behave identically
regardless of which data interface is used.
(1) Error generation and detection is not supported by
10Base-T.
Other mode configuration pins behave identically regardless
of which data interface is used.
6