欢迎访问ic37.com |
会员登录 免费注册
发布采购

IN74HC4094A 参数 Datasheet PDF下载

IN74HC4094A图片预览
型号: IN74HC4094A
PDF下载: 下载PDF文件 查看货源
内容描述: 8位串行输入移位寄存器锁存三态输出的高性能硅栅CMOS [8-Bit Serial-Input Shift Register With Latched 3-State Outputs High-Performance Silicon-Gate CMOS]
分类和应用: 移位寄存器
文件页数/大小: 8 页 / 241 K
品牌: IKSEMICON [ IK SEMICON CO., LTD ]
 浏览型号IN74HC4094A的Datasheet PDF文件第1页浏览型号IN74HC4094A的Datasheet PDF文件第2页浏览型号IN74HC4094A的Datasheet PDF文件第3页浏览型号IN74HC4094A的Datasheet PDF文件第5页浏览型号IN74HC4094A的Datasheet PDF文件第6页浏览型号IN74HC4094A的Datasheet PDF文件第7页浏览型号IN74HC4094A的Datasheet PDF文件第8页  
IN74HC4094A  
AC ELECTRICAL CHARACTERISTICS (CL=50pF,Input tr=tf=6.0 ns)  
VCC  
V
Guaranteed Limit  
Symbol  
fmax  
Parameter  
Unit  
MHz  
ns  
25 °C  
to  
85°C 125°C  
-55°C  
Maximum Clock Frequency (50% Duty Cycle)  
(Figures 1 and 5)  
2.0  
4.5  
6.0  
6
30  
35  
5
25  
28  
4
20  
23  
tPLH, tPHL Maximum Propagation Delay, Clock to SQH  
(Figures 1 and 5)  
2.0  
4.5  
6.0  
150  
30  
190  
38  
225  
45  
26  
33  
38  
tPLH, tPHL Maximum Propagation Delay, Clock to QA-QH  
(Figures 2 and 5)  
2.0  
4.5  
6.0  
195  
40  
33  
245  
50  
42  
295  
60  
50  
ns  
tPLZ, tPHZ Maximum Propagation Delay ,Output Enable to  
QA-QH (Figures 3 and 6)  
2.0  
4.5  
6.0  
125  
25  
21  
155  
31  
26  
190  
38  
32  
ns  
tPZL, tPZH Maximum Propagation Delay ,Output Enable to  
QA-QH (Figures 3 and 6)  
2.0  
4.5  
6.0  
175  
35  
30  
220  
44  
37  
265  
53  
45  
ns  
CIN  
Maximum Input Capacitance  
-
-
10  
15  
10  
15  
10  
15  
pF  
pF  
COUT  
Maximum Three-State Output Capacitance  
(Output in High-Impedance State), QA-QH  
Power Dissipation Capacitance (Per Package)  
Typical @25°C,VCC=5.0 V  
CPD  
Used to determine the no-load dynamic power  
consumption: PD=CPDVCC2f+ICCVCC  
300  
pF  
TIMING REQUIREMENTS(CL=50pF,Input tr=tf=6.0 ns)  
VCC  
Guaranteed Limit  
Symbol  
tsu  
Parameter  
V
Unit  
ns  
25 °C to  
-55°C  
85°C  
125°C  
Minimum Setup Time, Serial Data  
Input A to Clock (Figure 4)  
2.0  
4.5  
6.0  
50  
10  
9.0  
65  
13  
11  
75  
15  
13  
th  
Minimum Hold Time, Clock to Data  
Input A (Figure 4)  
2.0  
4.5  
6.0  
3
3
3
3
3
3
3
3
3
ns  
ns  
ns  
tw  
Minimum Pulse Width, Strobe  
(Figure 1)  
2.0  
4.5  
6.0  
80  
16  
14  
100  
20  
17  
120  
24  
20  
tr, tf  
Maximum Input Rise and Fall Times  
(Figure 1)  
2.0  
4.5  
6.0  
1000  
500  
400  
1000  
500  
400  
1000  
500  
400  
Rev. 00