欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA82510-PDW28I 参数 Datasheet PDF下载

IA82510-PDW28I图片预览
型号: IA82510-PDW28I
PDF下载: 下载PDF文件 查看货源
内容描述: 异步串行控制器 [ASYNCHRONOUS SERIAL CONTROLLER]
分类和应用: 外围集成电路光电二极管控制器通信时钟
文件页数/大小: 14 页 / 79 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA82510-PDW28I的Datasheet PDF文件第2页浏览型号IA82510-PDW28I的Datasheet PDF文件第3页浏览型号IA82510-PDW28I的Datasheet PDF文件第4页浏览型号IA82510-PDW28I的Datasheet PDF文件第5页浏览型号IA82510-PDW28I的Datasheet PDF文件第7页浏览型号IA82510-PDW28I的Datasheet PDF文件第8页浏览型号IA82510-PDW28I的Datasheet PDF文件第9页浏览型号IA82510-PDW28I的Datasheet PDF文件第10页  
IA82510  
Data Sheet  
ASYNCHRONOUS SERIAL CONTROLLER  
As of Production Ver. 01  
DC Characteristics  
Symbol  
VIL  
Parameter  
Input Low Voltage  
Notes  
(1)  
Min  
-0.5  
2.1  
Max  
0.7  
Unit  
V
VIH1  
VIH2  
VOL  
VOH  
ILI  
Input High Voltage-Cerdip  
Input High Voltage-LCC  
Output Low Voltage  
Output High Voltage  
Input Leakage Current  
3-State Leakage Current  
Power Supply Current  
Strapping Pullup Resistor  
Standby Supply Current  
RTSn, DTRn Strapping Current  
RTSn, DTRn Strapping Current  
Input Capacitance  
(1)  
VDD+.07  
VDD+.07  
0.4  
V
(2)  
2.1  
V
(2),(8)  
(3),(8)  
(4)  
V
2.4  
V
±1  
mA  
mA  
ILO  
(5)  
±1  
ICC  
(6)  
1.12  
-137  
100  
1.92  
mA/MHz  
IPU  
(12)  
(9)  
-283  
N/A  
mA  
mA  
mA  
mA  
pF  
ISTBY  
IOHR  
IOLR  
CIN  
(10)  
(11)  
(7)  
5
6
6
CIO  
I/O Capacitance  
(7)  
pF  
CXTAL  
X1, X2 Load  
pF  
Notes:  
1. Does not apply to CLK/X1 pin, when configured as crystal oscillator input (X1).  
2. @IOL = 1.92 mA  
3. @IOH = 1.92 mA  
4. 0< VIN <VCC  
5. 0.4V < VOUT < VCC – 0.4V  
6. VDD = 5.5V, VIL = 0.7V (max), VIH = VDD – 0.7V (min), Typ. Val = 1.12 mA/MHz (Not  
Tested), Ext. 1X CLK, IOL = IOH = 0  
7. Freq. = 1 MHz  
8. Does not apply to OUT2/X2 pin, when configured as crystal oscillator output (X2).  
9. Freq. = 1 MHz, but input clock not running. Static IDD current is exclusive of input/output  
drive requirements and is measured with the clocks stopped and all inputs tied to VDD or  
VSS, configured to draw minimum current.  
10. Applies only during hardware reset for clock configuration options. Strapping current for  
logic HIGH.  
11. Applies only during hardware reset for clock configuration options. Strapping current for  
logic LOW.  
12. Inputs (RTSn, DTRn, TB) with Pullups tested @ Vin = 0.0V, VDD = 5.5V  
Copyright  
innovASIC  
2001  
ENG211001219-01  
www.innovasic.com  
Customer Support:  
The End of Obsolescence  
Page 6 of 14  
1-888-824-4184