欢迎访问ic37.com |
会员登录 免费注册
发布采购

YW80L186EB13 参数 Datasheet PDF下载

YW80L186EB13图片预览
型号: YW80L186EB13
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 85 页 / 1257 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号YW80L186EB13的Datasheet PDF文件第35页浏览型号YW80L186EB13的Datasheet PDF文件第36页浏览型号YW80L186EB13的Datasheet PDF文件第37页浏览型号YW80L186EB13的Datasheet PDF文件第38页浏览型号YW80L186EB13的Datasheet PDF文件第40页浏览型号YW80L186EB13的Datasheet PDF文件第41页浏览型号YW80L186EB13的Datasheet PDF文件第42页浏览型号YW80L186EB13的Datasheet PDF文件第43页  
IA186EB/IA188EB  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
July 10, 2011  
Table 8. IA188EB Pin/Signal Descriptions (Continued)  
Pin  
Signal  
pdtmr  
Name  
pdtmr  
PLCC  
36  
LQFP  
24  
PQFP  
67  
Description  
Power-down timer. Input/Output (push-pull).  
Note: The IA188EB enters Powerdown Mode  
when the PWRDN bit in the Power Control  
Register is set to 1 and a HALT instruction is  
executed. Exit from the Powerdown Mode  
occurs upon receipt of a non-maskable interrupt  
(i.e., assertion of the nmi input) or a reset (i.e.,  
assertion of the resin_n input).  
The pdtmr pin, which is normally connected to  
an external capacitor, determines the amount of  
time that the IA188EB waits before resuming  
normal operation after an exit from the  
Powerdown when a non-maskable interrupt is  
receivedessentially a delay between the  
assertion of the nmi input and the enabling of  
the IA188EB internal clocks. The delay  
required depends on the start-up characteristics  
of the crystal oscillator.  
The pdtmr pin does not apply when the  
Powerdown Mode is exited by the receipt of a  
reset (i.e., the assertion resin_n).  
rd_n  
rd_n  
4
73  
6
36  
49  
read. Output. Active Low. When asserted  
(low), rd_n indicates that the accessed memory  
or I/O device must drive data from the location  
being accessed onto the data bus.  
ready. Input. Active High. When asserted  
(high) the ready line indicates the completion of  
a bus cycle. This signal must be active to  
terminate any bus cycle unless the IA188EB  
Chip-Select Unit is configured to ignore ready.  
ready  
ready  
18  
resin_n  
resin_n  
37  
25  
68  
reset input. Input. Active Low. When resin_n  
is asserted (low), the IA188EB immediately  
terminates any bus cycle in progress and  
assumes an initialized state. All pins are driven  
to a known state, and resout (see next table  
entry) is asserted.  
resout  
rfsh_n  
resout  
rfsh_n  
38  
7
26  
76  
69  
39  
reset output. Output. Active High. When  
resout is asserted, it indicates that the IA188EB  
is being reset. The resout signal will remain  
active (high) as long as resin_n remains active  
(low).  
refresh. Output. Active Low. When rfsh_n is  
asserted (low), it indicates that a refresh cycle is  
in progress.  
IA211080314-13  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 39 of 85  
1-888-824-4184