欢迎访问ic37.com |
会员登录 免费注册
发布采购

GDS1110BB 参数 Datasheet PDF下载

GDS1110BB图片预览
型号: GDS1110BB
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔-R的StrongARM SA- 1110微处理器 [Intel-R StrongARM SA-1110 Microprocessor]
分类和应用: 多功能外围设备微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 10 页 / 52 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号GDS1110BB的Datasheet PDF文件第2页浏览型号GDS1110BB的Datasheet PDF文件第3页浏览型号GDS1110BB的Datasheet PDF文件第4页浏览型号GDS1110BB的Datasheet PDF文件第5页浏览型号GDS1110BB的Datasheet PDF文件第6页浏览型号GDS1110BB的Datasheet PDF文件第7页浏览型号GDS1110BB的Datasheet PDF文件第8页浏览型号GDS1110BB的Datasheet PDF文件第9页  
Intel
®
StrongARM* SA-1110
Microprocessor
Brief Datasheet
Product Features
The Intel
®
StrongARM SA-1110 Microprocessor (SA-1110) is a device
optimized for meeting portable and embedded application requirements.
The SA-1110 incorporates a 32-bit StrongARM RISC processor capable of
running at up to 206 MHz. The SA-1110 has a large instruction and data
cache, memory-management unit (MMU), and read/write buffers. The
SA-1110 memory bus interfaces to many device types including
synchronous DRAM (SDRAM), synchronous mask ROM (SMROM), and
SRAM-like variable latency I/O devices with a shared data ready signal. In
addition, the SA-1110 provides system support logic, multiple serial
communication channels, a color/gray scale LCD controller, PCMCIA
support for up to two sockets, and general-purpose I/O ports.
s
High performance
— 150 Dhrystone 2.1 MIPS @ 133 MHz
— 235 Dhrystone 2.1 MIPS @ 206 MHz
s
Memory bus
— Interfaces to ROM, synchronous mask
ROM (SMROM), Flash, SRAM,
SRAM-like variable latency I/O,
DRAM, and synchronous DRAM
(SDRAM)
— Supports two PCMCIA sockets
s
Low power (normal mode)
s
32-way set-associative caches
— 16 Kbyte instruction cache
— 8 Kbyte write-back data cache
— <240 mW @1.55 V/133 MHz
— <400 mW @1.75 V/206 MHz
s
Integrated clock generation
— Internal phase-locked loop (PLL)
— 3.686-MHz oscillator
— 32.768-kHz oscillator
s
32-entry MMUs
— Maps 4 Kbyte, 8 Kbyte, or 1 Mbyte
s
Power-management features
— Normal (full-on) mode
— Idle (power-down) mode
— Sleep (power-down) mode
s
Write buffer
— 8-entry, between 1 and 16 bytes each
s
Big and little endian operating modes
3.3-V I/O interface
s
Read buffer
— 4-entry, 1, 4, or 8 words
256 mini-ball grid array (mBGA)
s
s
Power dissipation, particularly in idle mode, is strongly dependent on the details of the
system design
Order Number:
278241-005
April 2000