欢迎访问ic37.com |
会员登录 免费注册
发布采购

HIP9011AB 参数 Datasheet PDF下载

HIP9011AB图片预览
型号: HIP9011AB
PDF下载: 下载PDF文件 查看货源
内容描述: 发动机爆震信号处理器 [Engine Knock Signal Processor]
分类和应用:
文件页数/大小: 11 页 / 79 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号HIP9011AB的Datasheet PDF文件第2页浏览型号HIP9011AB的Datasheet PDF文件第3页浏览型号HIP9011AB的Datasheet PDF文件第4页浏览型号HIP9011AB的Datasheet PDF文件第5页浏览型号HIP9011AB的Datasheet PDF文件第6页浏览型号HIP9011AB的Datasheet PDF文件第7页浏览型号HIP9011AB的Datasheet PDF文件第8页浏览型号HIP9011AB的Datasheet PDF文件第9页  
HIP9011
Data Sheet
November 1998
File Number
4367.1
Engine Knock Signal Processor
The HIP9011 is used to provide a method of detecting
premature detonation often referred to as “Knock or Ping” in
internal combustion engines.
The IC is shown in the Simplified Block Diagram. The chip
can select between one of two sensors, if needed for
accurate monitoring or for “V” type engines. Internal control
via the SPI bus is fast enough to switch sensors between
each firing cycle. A programmable bandpass filter
processes the signal from either of the sensor inputs. The
bandpass filter can be selected to optimize the extraction
the engine knock or ping signals from the engine
background noise. Further single processing is obtained by
full wave rectification of the filtered signal and applying it to
an integrator whose output voltage level is proportional to
the knock signal amplitude. The chip is under
microprocessor control via a SPI interface bus.
Features
• Two Sensor Inputs
• Microprocessor Programmable
• Accurate and Stable Filter Elements
• Digitally Programmable Gain
• Digitally Programmable Time Constants
• Digitally Programmable Filter Characteristics
• On-Chip Crystal Oscillator
• Programmable Frequency Divider
• External Clock Frequencies up to 24MHz
- 4, 5, 6, 8, 10, 12, 16, 20, and 24MHz
• Operating Temperature Range -40
o
C to 125
o
C
Applications
• Engine Knock Detector Processor
• Analog Signal Processing Where Controllable Filter
Characteristics are Required
Ordering Information
PART NUMBER
HIP9011AB
TEMP.
RANGE (
o
C)
-40 to 125
PACKAGE
20 Ld SOIC
PKG.
NO.
M20.3
Simplified Block Diagram
CH0FB
-
+
CH0NI
CH1FB
CH1IN
CH1NI
CHANNEL SELECT
SWITCHES
CH0IN
3RD ORDER
ANTIALIASING FILTER
-
+
PROGRAMMABLE
GAIN
STAGE
2
-
0.111
64 STEPS
PROGRAMMABLE
BANDPASS
FILTER
1
-
20kHz
64 STEPS
ACTIVE
FULL WAVE
RECTIFIER
PROGRAMMABLE
INTEGRATOR
40
-
600µs
32 STEPS
OUTPUT
DRIVER INTOUT
AND
SAMPLE
AND HOLD
OSCIN
CLOCK OSCOUT
PROGRAMMABLE
DIVIDER
TO SWITCHED
CAPACITOR
NETWORKS
POWER SUPPLY
AND
BIAS CIRCUITS
VMID
V
DD
GND
REGISTERS
AND
STATE MACHINE
TEST
SPI
INTERFACE
SCK
CS
SI
SO
INT/HOLD
4-1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999