欢迎访问ic37.com |
会员登录 免费注册
发布采购

X28HC64JI-12 参数 Datasheet PDF下载

X28HC64JI-12图片预览
型号: X28HC64JI-12
PDF下载: 下载PDF文件 查看货源
内容描述: 5伏,可变的字节EEPROM [5 Volt, Byte Alterable EEPROM]
分类和应用: 内存集成电路可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 17 页 / 358 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号X28HC64JI-12的Datasheet PDF文件第2页浏览型号X28HC64JI-12的Datasheet PDF文件第3页浏览型号X28HC64JI-12的Datasheet PDF文件第4页浏览型号X28HC64JI-12的Datasheet PDF文件第5页浏览型号X28HC64JI-12的Datasheet PDF文件第6页浏览型号X28HC64JI-12的Datasheet PDF文件第7页浏览型号X28HC64JI-12的Datasheet PDF文件第8页浏览型号X28HC64JI-12的Datasheet PDF文件第9页  
®
X28HC64
64k, 8k x 8-Bit
Data Sheet
August 28, 2009
FN8109.2
5 Volt, Byte Alterable EEPROM
The X28HC64 is an 8K x 8 EEPROM, fabricated with Intersil’s
proprietary, high performance, floating gate CMOS
technology. Like all Intersil programmable nonvolatile
memories, the X28HC64 is a 5V only device. It features the
JEDEC approved pinout for byte-wide memories, compatible
with industry standard RAMs.
The X28HC64 supports a 64-byte page write operation,
effectively providing a 32µs/byte write cycle, and enabling the
entire memory to be typically written in 0.25 seconds. The
X28HC64 also features DATA Polling and Toggle Bit Polling,
two methods providing early end of write detection. In addition,
the X28HC64 includes a user-optional software data protection
mode that further enhances Intersil’s hardware write protect
capability.
Intersil EEPROMs are designed and tested for applications
requiring extended endurance. Inherent data retention is
greater than 100 years.
Features
• 70ns access time
• Simple byte and page write
- Single 5V supply
- No external high voltages or V
PP
control circuits
- Self-timed
- No erase before write
- No complex programming algorithms
- No overerase problem
• Low power CMOS
- 40mA active current max.
• 200µA standby current max.
• Fast write cycle times
- 64-byte page write operation
- Byte or page write cycle: 2ms typical
- Complete memory rewrite: 0.25 sec. typical
- Effective byte write cycle time: 32µs typical
• Software data protection
• End of write detection
- DATA polling
- Toggle bit
• High reliability
- Endurance: 100000 cycles
- Data retention: 100 years
• JEDEC approved byte-wide pin out
• Pb-free available (RoHS compliant)
Pinouts
X28HC64
(28 LD PDIP, SOIC)
TOP VIEW
NC
A
12
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
I/O
0
I/O
1
I/O
2
V
SS
1
2
3
4
5
6
8
9
10
11
12
13
14
28
27
26
25
24
23
21
20
19
18
17
16
15
V
CC
WE
NC
A
8
A
9
A
11
OE
A
10
CE
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
A
6
A
5
A
4
A
3
A
2
A
1
A
0
NC
I/O
0
5
6
7
8
9
10
11
12
A
7
X28HC64
(32 LD PLCC)
TOP VIEW
A
12
V
CC
WE
NC
NC
NC
4
3
2
1 32 31 30
29
28
27
26
25
24
23
22
A
8
A
9
A
11
NC
OE
A
10
CE
I/O
7
I/O
6
7 X28HC64 22
X28HC64
(Top View)
13
21
14 15 16 17 18 19 20
I/O
1
I/O
2
I/O
3
I/O
4
V
SS
I/O
5
NC
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005-2006, 2009. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.