欢迎访问ic37.com |
会员登录 免费注册
发布采购

X40626S14 参数 Datasheet PDF下载

X40626S14图片预览
型号: X40626S14
PDF下载: 下载PDF文件 查看货源
内容描述: 双电压CPU监控器, 64K串行EEPROM [Dual Voltage CPU Supervisor with 64K Serial EEPROM]
分类和应用: 监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 22 页 / 352 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号X40626S14的Datasheet PDF文件第2页浏览型号X40626S14的Datasheet PDF文件第3页浏览型号X40626S14的Datasheet PDF文件第4页浏览型号X40626S14的Datasheet PDF文件第5页浏览型号X40626S14的Datasheet PDF文件第6页浏览型号X40626S14的Datasheet PDF文件第7页浏览型号X40626S14的Datasheet PDF文件第8页浏览型号X40626S14的Datasheet PDF文件第9页  
®
X40626
64K, 8K x 8 Bit
Data Sheet
March 28, 2005
FN8119.0
PRELIMINARY
Dual Voltage CPU Supervisor with 64K
Serial EEPROM
FEATURES
• Dual voltage monitoring
—V
2Mon
operates independent of V
CC
• Watchdog timer with selectable timeout intervals
• Low V
CC
detection and reset assertion
—Four standard reset threshold voltages
—User programmable V
TRIP
threshold
—Reset signal valid to V
CC
=1V
• Low power CMOS
—20µA max standby current, watchdog on
—1µA standby current, watchdog OFF
• 64Kbits of EEPROM
—64 byte page size
• Built-in inadvertent write protection
—Power-up/power-down protection circuitry
—Protect 0, 1/4, 1/2, all or 64, 128, 256 or 512
bytes of EEPROM array with programmable
Block Lock
protection
• 400kHz 2-wire interface
—Slave addressing supports up to 4 devices on
the same bus
• 2.7V to 5.5V power supply operation
• Available Packages
—14-lead SOIC
—14-lead TSSOP
DESCRIPTION
The X40626 combines four popular functions, Power-on
Reset Control, Watchdog Timer, Dual Supply Voltage
Supervision, and Serial EEPROM Memory in one pack-
age. This combination lowers system cost, reduces
board space requirements, and increases reliability.
Applying power to the device activates the power-on
reset circuit which holds RESET active for a period of
time. This allows the power supply and oscillator to stabi-
lize before the processor can execute code.
The Watchdog Timer provides an independent protec-
tion mechanism for microcontrollers. When the micro-
controller fails to restart a timer within a selectable time-
out interval, the device activates the RESET signal. The
user selects the interval from three preset values. Once
selected, the interval does not change, even after cycling
the power.
BLOCK DIAGRAM
V2FAIL
V2MON
V2 Monitor
Logic
Watchdog Transition
Detector
WP
Data
Register
Command
Decode &
Control
Logic
V
CC
Threshold
Reset logic
Block Lock Control
Protect Logic
+
V
TRIP2
-
Watchdog
Timer Reset
RESET
Status
Register
Reset &
Watchdog
Timebase
SDA
SCL
S0
S1
64KB
EEPROM
Array
V
CC
V
TRIP
+
-
Power-on and
Low Voltage
Reset
Generation
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-352-6832
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.