欢迎访问ic37.com |
会员登录 免费注册
发布采购

X5163P-2.7A 参数 Datasheet PDF下载

X5163P-2.7A图片预览
型号: X5163P-2.7A
PDF下载: 下载PDF文件 查看货源
内容描述: CPU监控与16Kbit的SPI EEPROM,说明 [CPU Supervisor with 16Kbit SPI EEPROM Description]
分类和应用: 监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 20 页 / 364 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号X5163P-2.7A的Datasheet PDF文件第1页浏览型号X5163P-2.7A的Datasheet PDF文件第2页浏览型号X5163P-2.7A的Datasheet PDF文件第4页浏览型号X5163P-2.7A的Datasheet PDF文件第5页浏览型号X5163P-2.7A的Datasheet PDF文件第6页浏览型号X5163P-2.7A的Datasheet PDF文件第7页浏览型号X5163P-2.7A的Datasheet PDF文件第8页浏览型号X5163P-2.7A的Datasheet PDF文件第9页  
X5163, X5165
Principles Of Operation
Power-on Reset
Application of power to the X516, /X5165 activates a Power-
on Reset Circuit. This circuit goes active at 1V and pulls the
RESET/RESET pin active. This signal prevents the system
microprocessor from starting to operate with insufficient
voltage or prior to stabilization of the oscillator. When V
CC
exceeds the device V
TRIP
value for 200ms (nominal) the
circuit releases RESET/RESET, allowing the processor to
begin executing code.
To set the new V
TRIP
voltage, apply the desired V
TRIP
threshold to the V
CC
pin and tie the CS/WDI pin and the WP
pin HIGH. RESET and SO pins are left unconnected. Then
apply the programming voltage V
P
to both SCK and SI and
pulse CS/WDI LOW then HIGH. Remove V
P
and the
sequence is complete.
CS
V
P
SCK
V
P
SI
Low Voltage Monitoring
During operation, the X5163, X5165 monitors the V
CC
level
and asserts RESET/RESET if supply voltage falls below a
preset minimum V
TRIP
. The RESET/RESET signal prevents
the microprocessor from operating in a power fail or
brownout condition. The RESET/RESET signal remains
active until the voltage drops below 1V. It also remains active
until V
CC
returns and exceeds V
TRIP
for 200ms.
FIGURE 1. SET V
TRIP
VOLTAGE
Watchdog Timer
The Watchdog Timer circuit monitors the microprocessor
activity by monitoring the WDI input. The microprocessor
must toggle the CS/WDI pin periodically to prevent a
RESET/RESET signal. The CS/WDI pin must be toggled
from HIGH to LOW prior to the expiration of the watchdog
time out period. The state of two nonvolatile control bits in
the Status Register determine the watchdog timer period.
The microprocessor can change these watchdog bits, or
they may be “locked” by tying the WP pin LOW and setting
the WPEN bit HIGH.
Resetting the V
TRIP
Voltage
This procedure sets the V
TRIP
to a “native” voltage level. For
example, if the current V
TRIP
is 4.4V and the V
TRIP
is reset,
the new V
TRIP
is something less than 1.7V. This procedure
must be used to set the voltage to a lower value.
To reset the V
TRIP
voltage, apply a voltage between 2.7 and
5.5V to the V
CC
pin. Tie the CS/WDI pin, the WP pin, AND
THE SCK pin HIGH. RESET and SO pins are left
unconnected. Then apply the programming voltage V
P
to the
SI pin ONLY and pulse CS/WDI LOW then HIGH. Remove V
P
and the sequence is complete.
V
CC
Threshold Reset Procedure
The X5163, X5165 has a standard V
CC
threshold (V
TRIP
)
voltage. This value will not change over normal operating
and storage conditions. However, in applications where the
standard V
TRIP
is not exactly right, or for higher precision in
the V
TRIP
value, the X5163, X5165 threshold may be
adjusted.
CS
V
CC
SCK
V
P
SI
Setting the V
TRIP
Voltage
This procedure sets the V
TRIP
to a higher voltage value. For
example, if the current V
TRIP
is 4.4V and the new V
TRIP
is
4.6V, this procedure directly makes the change. If the new
setting is lower than the current setting, then it is necessary
to reset the trip point before setting the new value.
FIGURE 2. RESET V
TRIP
VOLTAGE
3
FN8128.1
May 16, 2005