欢迎访问ic37.com |
会员登录 免费注册
发布采购

X5168V14 参数 Datasheet PDF下载

X5168V14图片预览
型号: X5168V14
PDF下载: 下载PDF文件 查看货源
内容描述: CPU监控与16Kbit的EEPROM SPI [CPU Supervisor with 16Kbit SPI EEPROM]
分类和应用: 光电二极管监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 20 页 / 343 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号X5168V14的Datasheet PDF文件第2页浏览型号X5168V14的Datasheet PDF文件第3页浏览型号X5168V14的Datasheet PDF文件第4页浏览型号X5168V14的Datasheet PDF文件第5页浏览型号X5168V14的Datasheet PDF文件第6页浏览型号X5168V14的Datasheet PDF文件第7页浏览型号X5168V14的Datasheet PDF文件第8页浏览型号X5168V14的Datasheet PDF文件第9页  
®
X5168, X5169
(Replaces X25268, X25169)
Data Sheet
June 15, 2006
FN8130.2
CPU Supervisor with 16Kbit SPI EEPROM
These devices combine three popular functions, Power-on
Reset Control, Supply Voltage Supervision, and Block Lock
Protect Serial EEPROM Memory in one package. This
combination lowers system cost, reduces board space
requirements, and increases reliability.
Applying power to the device activates the power-on reset
circuit which holds RESET/RESET active for a period of
time. This allows the power supply and oscillator to stabilize
before the processor can execute code.
The device’s low V
CC
detection circuitry protects the user’s
system from low voltage conditions by holding
RESET/RESET active when V
CC
falls below a minimum V
CC
trip point. RESET/RESET remains asserted until V
CC
returns
to proper operating level and stabilizes. Five industry
standard V
TRIP
thresholds are available, however, Intersil’s
unique circuits allow the threshold to be reprogrammed to
meet custom requirements or to fine-tune the threshold in
applications requiring higher precision.
Features
• Low V
CC
Detection and Reset Assertion
- Five standard reset threshold voltages
- Re-program low V
CC
reset threshold voltage using
special programming sequence
- Reset signal valid to V
CC
= 1V
• Long Battery Life with Low Power Consumption
- <50µA max standby current, watchdog on
- <1µA max standby current, watchdog off
- <400µA max active current during read
• 16Kbits of EEPROM
• Built-in Inadvertent Write Protection
- Power-up/power-down protection circuitry
- Protect 0, 1/4, 1/2 or all of EEPROM array with Block
Lock
protection
- In circuit programmable ROM mode
• 2MHz SPI Interface Modes (0,0 & 1,1)
• Minimize EEPROM Programming Time
- 32-byte page write mode
- Self-timed write cycle
- 5ms write cycle time (typical)
• 2.7V to 5.5V and 4.5V to 5.5V Power Supply
Operation
• Available Packages
- 14 Ld TSSOP, 8 Ld SOIC, 8 Ld PDIP
• Pb-Free Plus Anneal Available (RoHS Compliant)
Block Diagram
WP
SI
SO
SCK
CS
Data
Register
Command
Decode &
Control
Logic
Protect Logic
Status
Register
4Kbits
4Kbits
8Kbits
EEPROM Array
Reset
Timebase
Power-on and
Low Voltage
Reset
Generation
RESET/RESET
V
CC
V
TRIP
+
-
X5168 = RESET
X5169 = RESET
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005-2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.