欢迎访问ic37.com |
会员登录 免费注册
发布采购

FEDL610Q411-02 参数 Datasheet PDF下载

FEDL610Q411-02图片预览
型号: FEDL610Q411-02
PDF下载: 下载PDF文件 查看货源
内容描述: [8-bit Microcontroller with a Built-in LCD driver]
分类和应用: 微控制器
文件页数/大小: 36 页 / 865 K
品牌: LAPIS [ LAPIS Semiconductor Co., Ltd. ]
 浏览型号FEDL610Q411-02的Datasheet PDF文件第2页浏览型号FEDL610Q411-02的Datasheet PDF文件第3页浏览型号FEDL610Q411-02的Datasheet PDF文件第4页浏览型号FEDL610Q411-02的Datasheet PDF文件第5页浏览型号FEDL610Q411-02的Datasheet PDF文件第6页浏览型号FEDL610Q411-02的Datasheet PDF文件第7页浏览型号FEDL610Q411-02的Datasheet PDF文件第8页浏览型号FEDL610Q411-02的Datasheet PDF文件第9页  
FEDL610Q411-04  
Issue Date: July.13, 2015  
ML610Q411/Q412  
8-bit Microcontroller with a Built-in LCD driver  
GENERAL DESCRIPTION  
ML610Q411/Q412 is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous  
serial port, UART, I2C bus interface (master), buzzer driver, battery level detect circuit, RC oscillation type A/D converter,  
12-bit successive approximation type A/D converter, and LCD driver, are incorporated around LAPIS Semiconductor -original  
8-bit CPU nX-U8/100.  
The CPU nX-U8/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by 3-stage pipe line architecture  
parallel procesing. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation  
(read operation) equivalent to mask ROM and is most suitable for battery-driven applications. The on-chip debug function that  
is installed enables program debugging and programming.  
M L610Q411/Q412 has a dual clock, runs at 32.768kHz crystal oscillation clock or a built-in 500kHz RC oscillation clock, used  
for a system requires the accurate clock or timer.  
FEATURES  
CPU  
8-bit RISC CPU (CPU name: nX-U8/100)  
Instruction system: 16-bit instructions  
Instruction set:  
Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit  
manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic  
shift, and so on  
On-Chip debug function  
Minimum instruction execution time  
30.5 µs (@32.768 kHz system clock)  
2µs (@500kHz system clock)  
Internal memory  
Internal 16KBbyte Flash ROM (8K×16 bits) (including unusable 1KByte TEST area)  
Internal 1KByte Data RAM (1024×8 bits)  
Interrupt controller  
2 non-maskable interrupt sources  
Internal source: 1 (Watch dog timer)  
External source: 1 (NMI)  
19 maskable interrupt sources  
Internal sources: 15 (SSIO, SA-A/D converter, I2C, Timer0, Timer1, Timer2, Timer3, 1kHz timer, UART, RC-A/D  
converter, PWM, TBC128Hz, TBC32Hz, TBC16Hz, TBC2Hz)  
External sources: 4 (P00, P01, P02, P03)  
Time base counter  
Low-speed time base counter ×1 channel  
Frequency compensation (Compensation range: Approx. 488ppm to +488ppm. Compensation accuracy: Approx.  
0.48ppm)  
High-speed time base counter ×1 channel  
1/36