欢迎访问ic37.com |
会员登录 免费注册
发布采购

GAL16V8D-25QP 参数 Datasheet PDF下载

GAL16V8D-25QP图片预览
型号: GAL16V8D-25QP
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能E2CMOS PLD通用阵列逻辑 [High Performance E2CMOS PLD Generic Array Logic]
分类和应用: 可编程逻辑器件光电二极管输入元件时钟
文件页数/大小: 22 页 / 315 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号GAL16V8D-25QP的Datasheet PDF文件第2页浏览型号GAL16V8D-25QP的Datasheet PDF文件第3页浏览型号GAL16V8D-25QP的Datasheet PDF文件第4页浏览型号GAL16V8D-25QP的Datasheet PDF文件第5页浏览型号GAL16V8D-25QP的Datasheet PDF文件第7页浏览型号GAL16V8D-25QP的Datasheet PDF文件第8页浏览型号GAL16V8D-25QP的Datasheet PDF文件第9页浏览型号GAL16V8D-25QP的Datasheet PDF文件第10页  
Specifications
GAL16V8
Complex Mode
In the Complex mode, macrocells are configured as output only or
I/O functions.
Architecture configurations available in this mode are similar to the
common 16L8 and 16P8 devices with programmable polarity in
each macrocell.
Up to six I/O's are possible in this mode. Dedicated inputs or
outputs can be implemented as subsets of the I/O function. The
two outer most macrocells (pins 12 & 19) do not have input capa-
bility. Designs requiring eight I/O's can be implemented in the
Registered mode.
All macrocells have seven product terms per output. One product
term is used for programmable output enable control. Pins 1 and
11 are always available as data inputs into the AND array.
The JEDEC fuse numbers including the UES fuses and PTD fuses
are shown on the logic diagram on the following page.
Combinatorial I/O Configuration for Complex Mode
- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1.
- Pin 13 through Pin 18 are configured to this function.
XOR
Combinatorial Output Configuration for Complex Mode
- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1.
- Pin 12 and Pin 19 are configured to this function.
XOR
Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.
6