欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAX116EAX 参数 Datasheet PDF下载

MAX116EAX图片预览
型号: MAX116EAX
PDF下载: 下载PDF文件 查看货源
内容描述: 2X4通道,同时采样12位ADC [2x4-Channel, Simultaneous-Sampling 12-Bit ADCs]
分类和应用:
文件页数/大小: 14 页 / 215 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号MAX116EAX的Datasheet PDF文件第6页浏览型号MAX116EAX的Datasheet PDF文件第7页浏览型号MAX116EAX的Datasheet PDF文件第8页浏览型号MAX116EAX的Datasheet PDF文件第9页浏览型号MAX116EAX的Datasheet PDF文件第10页浏览型号MAX116EAX的Datasheet PDF文件第11页浏览型号MAX116EAX的Datasheet PDF文件第13页浏览型号MAX116EAX的Datasheet PDF文件第14页  
2x4-Channel, Simultaneous-Sampling
12-Bit ADCs
MAX115/MAX116
V
CC
V
CC
1/2 HC74
PRE
D
CLR
V
CC
A
B
C
D
(LSB) 0
1
2
3
RCO
P0
P1
P2
P3
P4
EXTERNAL
CLOCK
P5
P6
P7
Q
Q
CLR
ENP
ENT
LOAD
HC688
HC161
RD
INT
P=Q
V
CC
Q0
Q1
Q2
Q3
10kΩ
Q4
Q5
Q6
Q7
G
CH1
CH2
CH3
CH4
0
1
0
1
0
0
1
1
EXTERNAL
CLOCK
LATCH
CLOCK
(TO 16373 LATCH)
Figure 9. Output Demultiplexer Circuit
(LSB) values. Output coding is two-complement binary
with 1LSB = 2.44mV for the MAX115 and
1LSB = 1.22mV for the MAX116.
Motor-Control Applications
Vector motor control requires monitoring of the individ-
ual phase currents. In their most basic application, the
MAX115/MAX116 simultaneously sample two currents
(CH1A and CH2A, Figure 10) and preserve the neces-
sary relative phase information. Only two of the three
phase currents have to be digitized because the third
component can be mathematically derived with a coor-
dinate transformation.
The circuit of Figure 10 shows a typical vector motor-
control application using all available inputs of the
MAX115/MAX116. CH1A and CH2A are connected
to two isolated Hall-effect current sensors and are a
Output Demultiplexer
An output demultiplexer circuit is useful for isolating
data from one channel in a four-channel conversion
sequence. Figure 9’s circuit uses the external 16MHz
clock and the
INT
signal to generate four
RD
pulses
and a latch clock to save data from the desired chan-
nel.
CS
must be low during the four
RD
pulses. The
channel is selected with the binary coding of two
switches. A 16-bit 16373 latch simplifies layout.
12
______________________________________________________________________________________