欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX10L8050QC 参数 Datasheet PDF下载

MX10L8050QC图片预览
型号: MX10L8050QC
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, MROM, 40MHz, CMOS, PQCC44, PLASTIC, LCC-44]
分类和应用: 时钟微控制器外围集成电路
文件页数/大小: 14 页 / 147 K
品牌: MCNIX [ MACRONIX INTERNATIONAL ]
 浏览型号MX10L8050QC的Datasheet PDF文件第2页浏览型号MX10L8050QC的Datasheet PDF文件第3页浏览型号MX10L8050QC的Datasheet PDF文件第4页浏览型号MX10L8050QC的Datasheet PDF文件第5页浏览型号MX10L8050QC的Datasheet PDF文件第6页浏览型号MX10L8050QC的Datasheet PDF文件第7页浏览型号MX10L8050QC的Datasheet PDF文件第8页浏览型号MX10L8050QC的Datasheet PDF文件第9页  
ADVANCED INFORMATION
MX10L8050X
SINGLE-CHIP 8-BIT MICROCONTROLLER
FEATURE
High performance CMOS ROM CPU
Low Voltage Operation (2.7V~5.5V)
Up to 40MHz operation (3.5MHz to 40MHz)
Three 16-bit timer/counters
256 Bytes of on-chip data RAM
64 Kbytes on-chip Program memory
32 Programmable I/O lines
On-chip Watch-Dog-Timer (WDT)
6 interrupt Sources
ROM code protection
Two priority levels
Power saving Idle and power down modes
64 K external program memory space
64 K external data memory space
Available in PLCC, PQFP, and PDIP package
Four 8-bit I/O ports
Full-duplex enhanced UART compatible with the stan-
dard 80C51 and the 80C52
• Extended Temperature Range (-40°C to +85° C)
GENERAL DESCRIPTION
The single-chip 8-bit microcontroller is manufactured in
MXIC's advanced CMOS process. This device uses the
same powerful instruction set, has the same architec-
ture, and is pin-to-pin compatible with the existing 80C51.
The added features make it an even more powerful
microcontroller for applications that require clock out-
put, and up/down counting capabilities such as motor
control. It also has a more versatile serial channel that
facilitates multi-processor communications.
PIN CONFIGURATIONS
VCC
P1.4
P1.3
P1.2
P1.1
P1.0
P0.0
P0.1
P0.2
P0.3
N.C.
44 PLCC
P1.5
P1.6
P1.7
RST
P3.0
N.C.
P3.1
P3.2
P3.3
P3.4
P3.5
7
40 PDIP
P0.4
P0.5
P0.6
P0.7
EA
6
1
44
40
39
12
MX10L8050X
34
N.C.
ALE
PSEN
P2.7
P2.6
17
18
P3.6
P3.7
XTAL2
XTAL1
VSS
23
N.C.
P2.0
P2.1
P2.2
P2.3
29
28
P2.4
P2.5
44 PQFP
P1.5
P1.6
P1.7
RST
P3.0
N.C.
P3.1
P3.2
P3.3
P3.4
P3.5
44
1
P1.4
P1.3
P1.2
P1.1
P1.0
N.C.
VCC
P0.0
P0.1
P0.2
P0.3
(T2) P1.0
(T2EX) P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
RESET
(RXD) P3.0
(TXD)P3.1
(INT0) P3.2
(INT1) P3.3
(T0) P3.4
(T1) P3.5
(WR) P3.6
(RD) P3.7
XTAL2
XTAL1
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
VCC
P0.0 (AD0)
P0.1 (AD1)
P0.2 (AD2)
P0.3 (AD3)
P0.4 (AD4)
P0.5 (AD5)
P0.6 (AD6)
P0.7 (AD7)
EA
ALE
PSEN
P2.7 (A15)
P2.6 (A14)
P2.5 (A13)
P2.4 (A12)
P2.3 (A11)
P2.2 (A10)
P2.1 (A9)
P2.0 (A8)
34
33
MX10L8050X
11
12
23
22
P0.4
P0.5
P0.6
P0.7
EA
N.C.
ALE
PSEN
P2.7
P2.6
P2.5
P/N:PM0803
P3.6
P3.7
XTAL2
XTAL1
VSS
N.C.
P2.0
P2.1
P2.2
P2.3
P2.4
MX10L8050X
REV. 0.0, APR. 23, 2001
1