1Gb : x4, x8, x16 DDR3 SDRAM
Sp e e d Bin Ta b le s
Ta b le 52:
DDR3-1600 Sp e e d Bin s
DDR3-1600 Sp e e d Bin
CL-t RCD-t RP
-125F
9-9-9
-125E
-125
10-10-10
11-11-11
Pa ra m e t e r
Sym b o l
Min
Ma x
Min
Ma x
Min
Ma x
Un it s
No t e s
ACTIVATE to internal READ
or WRITE delay time
tRCD
11.25
11.25
46.25
35
–
12.5
12.5
47.5
35
–
13.75
–
ns
PRECHARGE command
period
tRP
tRC
–
–
–
–
13.75
48.75
35
–
–
ns
ns
ns
ACTIVATE-to-ACTIVATE or
REFRESH command period
t
t
t
ACTIVATE-to-PRECHARGE
command period
tRAS
9 × REFI
9 × REFI
9 × REFI
1
CL = 5
CWL = 5
CWL = 6, 7, 8
CWL = 5
CWL = 6
CWL = 7, 8
CWL = 5
CWL = 6
CWL = 7
CWL = 8
CWL = 5
CWL = 6
CWL = 7
CWL = 8
CWL = 5, 6
CWL = 7
CWL = 8
CWL = 5, 6
CWL = 7
CWL = 8
CWL = 5, 6, 7
CWL = 8
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
tCK (AVG)
2.5
3.3
2.5
3.3
Reserved
Reserved
2.5 3.3
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2, 3
3
Reserved
Reserved
CL = 6
2.5
3.3
2.5
3.3
2
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
2, 3
3
Reserved
Reserved
Reserved
Reserved
CL = 7
CL = 8
3
1.875
<2.5
1.875
<2.5
2, 3
2, 3
3
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
3
1.875
1.5
<2.5
1.875
<2.5
1.875
<2.5
2
<1.875
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
2, 3
2, 3
3
Reserved
Reserved
CL = 9
1.5
<1.875
<1.5
1.5
<1.875
2, 3
2, 3
3
1.25
Reserved
Reserved
CL = 10
CL = 11
Reserved
1.5
<1.875
<1.5
1.5
<1.875
<1.5
1.5
<1.875
2
1.25
1.25
Reserved
Reserved
2, 3
3
Reserved
Reserved
1.25
<1.5
1.25
<1.5
1.25
<1.5
ns
2
Supported CL settings
Supported CWL settings
5, 6, 7, 8, 9, 10, 11 5, 6, 7, 8, 9, 10, 11
5, 6, 7, 8 5, 6, 7, 8
6, 8, 10, 11
5, 6, 7, 8
CK
CK
Notes: 1. tREFI depends on TOPER
.
t
t
2. The CL and CWL settings result in CK requirements. When making a selection of CK, both
CL and CWL requirement settings need to be fulfilled.
3. Reserved settings are not allowed.
PDF: 09005aef826aa906/Source: 09005aef82a357c3
1Gb_DDR3_3.fm - Rev. D 8/1/08 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
66
©2006 Micron Technology, Inc. All rights reserved.
MDTIC [ Micon Design Technology Corporation ]
