欢迎访问ic37.com |
会员登录 免费注册
发布采购

24AA64-I/SN 参数 Datasheet PDF下载

24AA64-I/SN图片预览
型号: 24AA64-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 64K I2C ™串行EEPROM [64K I2C⑩ Serial EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 28 页 / 418 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号24AA64-I/SN的Datasheet PDF文件第2页浏览型号24AA64-I/SN的Datasheet PDF文件第3页浏览型号24AA64-I/SN的Datasheet PDF文件第4页浏览型号24AA64-I/SN的Datasheet PDF文件第5页浏览型号24AA64-I/SN的Datasheet PDF文件第7页浏览型号24AA64-I/SN的Datasheet PDF文件第8页浏览型号24AA64-I/SN的Datasheet PDF文件第9页浏览型号24AA64-I/SN的Datasheet PDF文件第10页  
24AA64/24LC64/24FC64
3.6
Device Addressing
FIGURE 3-2:
CONTROL BYTE FORMAT
Read/Write Bit
Chip Select
Bits
0
A2
A1
A0 R/W ACK
A control byte is the first byte received following the
Start condition from the master device (Figure 3-2).
The control byte consists of a four-bit control code. For
the 24XX64, this is set as ‘1010’ binary for read and
write operations. The next three bits of the control byte
are the Chip Select bits (A2, A1, A0). The Chip Select
bits allow the use of up to eight 24XX64 devices on the
same bus and are used to select which device is
accessed. The Chip Select bits in the control byte must
correspond to the logic levels on the corresponding A2,
A1 and A0 pins for the device to respond. These bits
are, in effect, the three Most Significant bits of the word
address.
The last bit of the control byte defines the operation to
be performed. When set to a ‘1’, a read operation is
selected. When set to a ‘0’, a write operation is
selected. The next two bytes received define the
address of the first data byte (Figure 3-3). Because
only A12...A0 are used, the upper-three address bits
are “don’t care” bits. The upper-address bits are
transferred first, followed by the Less Significant bits.
Following the Start condition, the 24XX64 monitors the
SDA bus, checking the device-type identifier being
transmitted. Upon receiving a ‘1010’ code and appro-
priate device-select bits, the slave device outputs an
Acknowledge signal on the SDA line. Depending on the
state of the R/W bit, the 24XX64 will select a read or
write operation.
Control Code
S
1
0
1
Slave Address
Start Bit
Acknowledge Bit
3.7
Contiguous Addressing Across
Multiple Devices
The Chip Select bits A2, A1 and A0 can be used to
expand the contiguous address space for up to 512K
bits by adding up to eight 24XX64 devices on the same
bus. In this case, software can use A0 of the control
byte as address bit A13; A1 as address bit A14; and A2
as address bit A15. It is not possible to sequentially
read across device boundaries.
FIGURE 3-3:
ADDRESS SEQUENCE BIT ASSIGNMENTS
Control Byte
Address High Byte
Address Low Byte
1
0
1
0
A
2
A
1
A
0 R/W
x
x
x
A A A
12 11 10
A
9
A
8
A
7
A
0
Control
Code
Chip
Select
bits
x
= “don’t care” bit
DS21189L-page 6
©
2007 Microchip Technology Inc.