欢迎访问ic37.com |
会员登录 免费注册
发布采购

24LC32A-I/SN 参数 Datasheet PDF下载

24LC32A-I/SN图片预览
型号: 24LC32A-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: 32KIC串行EEPROM [32KIC Serial EEPROM]
分类和应用: 存储内存集成电路光电二极管PC可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 26 页 / 350 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号24LC32A-I/SN的Datasheet PDF文件第8页浏览型号24LC32A-I/SN的Datasheet PDF文件第9页浏览型号24LC32A-I/SN的Datasheet PDF文件第10页浏览型号24LC32A-I/SN的Datasheet PDF文件第11页浏览型号24LC32A-I/SN的Datasheet PDF文件第13页浏览型号24LC32A-I/SN的Datasheet PDF文件第14页浏览型号24LC32A-I/SN的Datasheet PDF文件第15页浏览型号24LC32A-I/SN的Datasheet PDF文件第16页  
24AA32A/24LC32A
7.0
PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 7-1.
TABLE 7-1:
Name
A0
A1
A2
V
SS
SDA
SCL
WP
V
CC
PIN FUNCTION TABLE
PDIP
1
2
3
4
5
6
7
8
SOIC
1
2
3
4
5
6
7
8
TSSOP
1
2
3
4
5
6
7
8
MSOP
1
2
3
4
5
6
7
8
ROTATED
TSSOP
3
4
5
6
7
8
1
2
Description
Chip Address Input
Chip Address Input
Chip Address Input
Ground
Serial Address/Data I/O
Serial Clock
Write-Protect Input
+1.8V to 5.5V Power Supply
7.1
A0, A1, A2 Chip Address Inputs
7.3
Serial Clock (SCL)
The A0, A1, A2 inputs are used by the 24XX32A for
multiple device operation. The levels on these inputs
are compared with the corresponding bits in the slave
address. The chip is selected if the compare is true.
Up to eight devices may be connected to the same bus
by using different Chip Select bit combinations. These
inputs must be connected to either V
CC
or V
SS
.
The SCL input is used to synchronize the data transfer
to and from the device.
7.4
Write-Protect (WP)
7.2
Serial Data (SDA)
The WP pin can be connected to either V
SS
, V
CC
or left
floating. An internal pull-down resistor on this pin will
keep the device in the unprotected state if left floating.
If tied to V
SS
, or left floating, normal memory operation
is enabled (read/write the entire memory 000-FFF).
If tied to V
CC
, write operations are inhibited. Read
operations are not affected.
SDA is a bidirectional pin used to transfer addresses
and data into and out of the device. It is an open-drain
terminal, therefore, the SDA bus requires a pull-up
resistor to V
CC
(typical 10 kΩ for 100 kHz, 2 kΩ for
400 kHz)
For normal data transfer, SDA is allowed to change
only during SCL low. Changes during SCL high are
reserved for indicating Start and Stop conditions.
DS21713D-page 12
2003 Microchip Technology Inc.