欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4320-I/PT 参数 Datasheet PDF下载

PIC18F4320-I/PT图片预览
型号: PIC18F4320-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能,增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 388 页 / 6899 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC18F4320-I/PT的Datasheet PDF文件第5页浏览型号PIC18F4320-I/PT的Datasheet PDF文件第6页浏览型号PIC18F4320-I/PT的Datasheet PDF文件第7页浏览型号PIC18F4320-I/PT的Datasheet PDF文件第8页浏览型号PIC18F4320-I/PT的Datasheet PDF文件第10页浏览型号PIC18F4320-I/PT的Datasheet PDF文件第11页浏览型号PIC18F4320-I/PT的Datasheet PDF文件第12页浏览型号PIC18F4320-I/PT的Datasheet PDF文件第13页  
PIC18F2220/2320/4220/4320
1.0
DEVICE OVERVIEW
This document contains device specific information for
the following devices:
• PIC18F2220
• PIC18F4220
• PIC18F2320
• PIC18F4320
This family offers the advantages of all PIC18 micro-
controllers – namely, high computational performance
at an economical price with the addition of high-
endurance Enhanced Flash program memory. On top
of these features, the PIC18F2220/2320/4220/4320
family introduces design enhancements that make
these microcontrollers a logical choice for many
high-performance, power sensitive applications.
Besides its availability as a clock source, the internal
oscillator block provides a stable reference source that
gives the family additional features for robust
operation:
Fail-Safe Clock Monitor:
This option constantly
monitors the main clock source against a reference
signal provided by the internal oscillator. If a clock
failure occurs, the controller is switched to the
internal oscillator block, allowing for continued
low-speed operation or a safe application shutdown.
Two-Speed Start-up:
This option allows the internal
oscillator to serve as the clock source from Power-on
Reset, or wake-up from Sleep mode, until the primary
clock source is available. This allows for code execu-
tion during what would otherwise be the clock start-up
interval and can even allow an application to perform
routine background activities and return to Sleep
without returning to full power operation.
1.1
1.1.1
New Core Features
nanoWatt TECHNOLOGY
All of the devices in the PIC18F2220/2320/4220/4320
family incorporate a range of features that can signifi-
cantly reduce power consumption during operation.
Key items include:
Alternate Run Modes:
By clocking the controller
from the Timer1 source or the internal oscillator
block, power consumption during code execution
can be reduced by as much as 90%.
Multiple Idle Modes:
The controller can also run
with its CPU core disabled, but the peripherals are
still active. In these states, power consumption can
be reduced even further, to as little as 4% of normal
operation requirements.
On-the-fly Mode Switching:
The power managed
modes are invoked by user code during operation,
allowing the user to incorporate power saving ideas
into their application’s software design.
Lower Consumption in Key Modules:
The power
requirements for both Timer1 and the Watchdog
Timer have been reduced by up to 80%, with typical
values of 1.8 and 2.2
µA,
respectively.
1.2
Other Special Features
1.1.2
MULTIPLE OSCILLATOR OPTIONS
AND FEATURES
All of the devices in the PIC18F2220/2320/4220/4320
family offer nine different oscillator options, allowing
users a wide range of choices in developing application
hardware. These include:
• Four Crystal modes using crystals or ceramic
resonators.
• Two External Clock modes offering the option of
using two pins (oscillator input and a divide-by-4
clock output) or one pin (oscillator input with the
second pin reassigned as general I/O).
• Two External RC Oscillator modes with the same
pin options as the External Clock modes.
• An internal oscillator block, which provides a 31 kHz
INTRC clock and an 8 MHz clock with 6 program
selectable divider ratios (4 MHz to 125 kHz) for a
total of 8 clock frequencies.
Memory Endurance:
The Enhanced Flash cells for
both program memory and data EEPROM are rated
to last for many thousands of erase/write cycles – up
to 100,000 for program memory and 1,000,000 for
EEPROM. Data retention without refresh is
conservatively estimated to be greater than 40 years.
Self-programmability:
These devices can write to
their own program memory spaces under internal
software control. By using a bootloader routine
located in the protected Boot Block at the top of pro-
gram memory, it becomes possible to create an
application that can update itself in the field.
Enhanced CCP Module:
In PWM mode, this
module provides 1, 2 or 4 modulated outputs for
controlling half-bridge and full-bridge drivers. Other
features include Auto-Shutdown for disabling PWM
outputs on interrupt or other select conditions and
Auto-Restart to reactivate outputs once the
condition has cleared.
Addressable USART:
This serial communication
module is capable of standard RS-232 operation
using the internal oscillator block, removing the
need for an external crystal (and its accompanying
power requirement) in applications that talk to the
outside world.
10-bit A/D Converter:
This module incorporates
programmable acquisition time, allowing for a chan-
nel to be selected and a conversion to be initiated
without waiting for a sampling period and thus,
reduce code overhead.
Extended Watchdog Timer (WDT):
This enhanced
version incorporates a 16-bit prescaler, allowing a
time-out range from 4 ms to over 2 minutes, that is
stable across operating voltage and temperature.
2003 Microchip Technology Inc.
DS39599C-page 7