欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9231605MZA 参数 Datasheet PDF下载

5962-9231605MZA图片预览
型号: 5962-9231605MZA
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 1MX1, 45ns, CMOS, CDSO32, CERAMIC, FLATPACK-32]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 13 页 / 132 K
品牌: MICROSS [ MICROSS COMPONENTS ]
 浏览型号5962-9231605MZA的Datasheet PDF文件第1页浏览型号5962-9231605MZA的Datasheet PDF文件第2页浏览型号5962-9231605MZA的Datasheet PDF文件第3页浏览型号5962-9231605MZA的Datasheet PDF文件第5页浏览型号5962-9231605MZA的Datasheet PDF文件第6页浏览型号5962-9231605MZA的Datasheet PDF文件第7页浏览型号5962-9231605MZA的Datasheet PDF文件第8页浏览型号5962-9231605MZA的Datasheet PDF文件第9页  
SRAM  
MT5C1001  
Limited Availability  
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS  
(Note 5) (-55oC < TC < 125oC; VCC = 5V +10%)  
-20  
-25  
-35  
-45  
DESCRIPTION  
READ CYCLE  
MIN MAX MIN MAX MIN MAX MIN MAX UNITS NOTES  
SYMBOL  
tRC  
tAA  
tACE  
tOH  
READ cycle time  
20  
25  
35  
45  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Address access time  
20  
20  
25  
25  
35  
35  
45  
45  
Chip Enable access time  
Output hold from address change  
Chip Enable to output in Low-Z  
Chip disable to output in High-Z  
Chip Enable to power-up time  
3
3
3
3
3
3
3
3
tLZCE  
tHZCE  
tPU  
4, 6, 7  
8
10  
25  
15  
35  
15  
45  
4, 6, 7  
0
0
0
0
4
4
tPD  
Chip disable to power-down time  
WRITE CYCLE  
20  
tWC  
tCW  
tAW  
WRITE cycle time  
20  
15  
15  
0
25  
16  
16  
0
35  
20  
20  
0
45  
25  
25  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Chip Enable to end of write  
Address valid to end of write  
Address setup time  
tAS  
tAH  
Address hold from end of write  
WRITE pulse width  
1
1
1
1
tWP  
15  
8
16  
10  
0
20  
13  
0
25  
15  
0
tDS  
Data setup time  
tDH  
Data hold time  
0
tLZWE  
tHZWE  
Write disable to output in Low-Z  
Write Enable to output in High-Z  
3
3
3
3
7
0
9
0
10  
0
13  
0
13  
4, 6, 7  
Micross Components reserves the right to change products or specications without notice.  
MT5C1001  
Rev. 2.2 01/10  
4