MC44353 MC44354 MC44355
Test Modes
Various test modes can be enabled, by means of bits
TB0–2 and X0–1. These operate by assigning some internal
signals on the UHF phase comparator output current sources
as outlined in the following 2 tables.
Table 1. Test Mode 1
Test Bits TB0 to TB2 are located in C0, bits 0 to 2:
TB2
0
0
0
0
1
1
1
1
TB1
0
0
1
1
0
0
1
1
TB0
0
1
0
1
0
1
0
1
State
0
1
2
3
4
5
6
7
Function
See Table Test Mode 2
Normal Operation, But Test
Pattern Geneartor Disabled
Upper Source On, Lower
Source Off
Lower Source On, Upper
Source Off
Normal Operation with
Inverted Charge Polarity
VOLTS
High Impedance
Test Ref divider on Upper
Source (Fref), Lower Source Off
Test Progr. divider on Lower
Source (Fout/2), Upper Source Off
Sound Section Test Modes
The Sound PLL is tested in a similar fashion, and
responds to States 6 and 7 by placing the output of the sound
PLL programmable divider on the upper current source.
Table 3. Sound Subcarrier Frequency
SFD1
0
0
1
1
NOTE:
SFD0
0
1
0
1
Sound Subcarrier Freq (MHz)
4.5
5.5
6.0
6.5
1. Bits SFD1–0 are located in C0 bits 4 and 3.
Figure 15. CCIR Test Line 330
*1.0
0.86
0.72
0.58
0.44
**0.3
40
Step 0
NOTE:
Not to scale
*100 IRE
** 1 IRE
1
2
3
4 5
Table 2. Test Mode 2
Bits X0 and X1 are located in FL, bits 0 and 1:
X1
0
X0
0
State
0a
Function
Normal Operation with Non–Inverted
Charge Pump Polarity
Normal Inverted Operation (same as
mode 4), but Transient Output Inhibit
Disabled.
Normal Inverted Operation (same as
mode 4), but Transient Output Inhibit
Circuitry Forced (output disabled).
Normal Inverted Operation (same as
mode 4), but Transient Output Inhibit
counter Sped up (64 times).
Figure 16. Noise Measurement/Weighting Filter
0
0
1
0b
Decibels
–4
Approximately Characteristic of Standard
Independent Filter in conformity with CCIR Rec. 567
1
0
0c
0
a
–8
1
1
0d
–12
In normal operation, the phase comparator pulls high if the
UHF frequency is too high, and pulls low when the UHF
frequency is too low. This mode is used when the tuning
voltage is generated by the internal inverting operational
amplifier, so in this case mode 4 (100) must be used.
Switching in mode 0d will reset the transient delay counter,
which will time out at an accelerated rate of 64 times the
normal rate.
–16
0
1
2
f
3
MHz
4
5
MOTOROLA ANALOG IC DEVICE DATA
11
MOTOROLA [ MOTOROLA, INC ]
