欢迎访问ic37.com |
会员登录 免费注册
发布采购

XPC850DECZT50B 参数 Datasheet PDF下载

XPC850DECZT50B图片预览
型号: XPC850DECZT50B
PDF下载: 下载PDF文件 查看货源
内容描述: 通信控制器硬件规格 [Communications Controller Hardware Specifications]
分类和应用: 微控制器和处理器通信控制器外围集成电路微处理器时钟
文件页数/大小: 68 页 / 405 K
品牌: MOTOROLA [ MOTOROLA, INC ]
 浏览型号XPC850DECZT50B的Datasheet PDF文件第2页浏览型号XPC850DECZT50B的Datasheet PDF文件第3页浏览型号XPC850DECZT50B的Datasheet PDF文件第4页浏览型号XPC850DECZT50B的Datasheet PDF文件第5页浏览型号XPC850DECZT50B的Datasheet PDF文件第6页浏览型号XPC850DECZT50B的Datasheet PDF文件第7页浏览型号XPC850DECZT50B的Datasheet PDF文件第8页浏览型号XPC850DECZT50B的Datasheet PDF文件第9页  
Advance Information
MPC850EC/D
Rev. 0.2, 04/2002
MPC850 (Rev. A/B/C)
Communications Controller
Hardware Specifications
This document contains detailed information on power considerations, AC/DC electrical
characteristics, and AC timing specifications for revision A,B, and C of the MPC850.
This document contains the following topics:
Topic
Page
1
3
7
8
9
Part I Overview
The MPC850 is a versatile, one-chip integrated microprocessor and peripheral combination
that can be used in a variety of controller applications, excelling particularly in
communications and networking products. The MPC850, which includes support for
Ethernet, is specifically designed for cost-sensitive, remote-access, and telecommunications
applications. It is provides functions similar to the MPC860, with system enhancements such
as universal serial bus (USB) support and a larger (8-Kbyte) dual-port RAM.
In addition to a high-performance embedded MPC8xx core, the MPC850 integrates system
functions, such as a versatile memory controller and a communications processor module
(CPM) that incorporates a specialized, independent RISC communications processor
(referred to as the CP). This separate processor off-loads peripheral tasks from the embedded
MPC8xx core.
The CPM of the MPC850 supports up to seven serial channels, as follows:
One or two serial communications controllers (SCCs). The SCCs support Ethernet,
ATM (MPC850SAR), HDLC and a number of other protocols, along with a
transparent mode of operation.