'DWD 6KHHW
MUAA Routing Co-Processor (RCP) Family
$33/,&$7,21 %(1(),76
•
High-performance MAC Address processor for
multiport switches and routers (up to 48 10/100Mb or
4 Gigabit Ethernet at wire speed)
Layer 4 flow recognition for Quality of Service up to
16.7 million packets per second
ARP cache manager/IP address caching at 12.5
million packets per second
Synchronous interfaces and programmable priority
between ports for simplicity of design
Learn, age, and auto-age functions with “virtual
queues” keeping track of aged and learned entries
Transparent cascade of up to four devices without
external logic, software setup, or performance hit
',67,1&7,9( &+$5$&7(5,67,&6
•
•
•
•
•
2K and 8K x 80-bit partitionable CAM/RAM data
field in address database
32-bit synchronous port with separate inputs and
outputs; optional 16-bit configuration
32-bit bi-directional processor port; optional 16-bit
configuration
Pipelined operation
Operations performed from the synchronous port or
processor port; all flags independently available to
both ports
9-bit internal time stamp
50 MHz clock
160-pin PQFP package
3.3 Volt core with 3.3 Volt/5 Volt tolerant IO buffers
IEEE 1149.1 (JTAG) compliant
6\Q. 3RUW
',1
•
•
•
•
•
•
•
•
•
•
3UR.HVVRU 3RUW ',1
WR ELW PX[
WR ELW PX[
',15($'<
23
',1(
ELW ODW.K
ELW ODW.K
ELW WR PX[
352&'
352&$
3&6
5:
352&5($'<
,17
5(6(7
&/.
3UR.HVVRU 3RUW '287
'2879$/,'
'287(
2(
&RQWURO
$GGUHVV 'DWD %DVH
ELW
W
EL
))
0)
)ODJ DQG
&KDLQ
/RJL.
&+$,1
&+$,183
&+$,1'1
&+$,1&6
ELW OD
W.K
ELW OD
W.K
WR ELW PX[
WR ELW PX[
7',
706
7&.
7567
-7$*
7'2
)LJXUH %OR.N 'LDJUDP
086,& 6HPL.RQGX.WRUV WKH 086,& ORJR DQG WKH SKUDVH ³086,& 6HPL.RQGX.WRUV´
DUH 5HJLVWHUHG WUDGHPDUNV RI 086,& 6HPL.RQGX.WRUV 086,& LV D WUDGHPDUN
RI 086,& 6HPL.RQGX.WRUV
6\Q. 3RUW
'287
2.WREHU 5HY
MUSIC [ MUSIC SEMICONDUCTORS ]
