Geode™ CS4210
2.0
Signal Definitions
This section defines the signals and external interface of
the CS4210. Figure 2-1 shows the pins organized by their
functional groupings (internal test and electrical pins are
not shown).
Table 2-1. Pin Type Definitions
Mnemonic
I
I/O
Input Pin
Bidirectional Pin
Output
TRI-STATE Signal
2.5V Core Power Supply
3.3V I/O Power Supply
Ground Connection
Definition
2.1
PIN ASSIGNMENT
O
t/s
VDD
VDDIO
VSS
The tables in this section use several common abbrevia-
tions. Table 2-1 lists the mnemonics and their meanings.
CS4210 with Tables 2-2 and 2-3, on pages 10 and 11, list-
ing the pin assignments sorted by pin number and alpha-
betically by signal name.
vides a description for each signal within its associated
functional group.
PCI Bus
Interface
AD[31:0]
C/BE[3:0]#
FRAME#
IRDY#
TRDY#
STOP#
DEVSEL#
IDSEL
PERR#
SERR#
PAR
PREQ#
PGNT#
INTA#
RST#
PCLK
PME#
Geode™
CS4210
DATA[0:7]
CTRL[0:1]
LREQ
SCLK
LPS
LNKON
DIRECT
EECLK
EEDATA
CCLKO
CCLKI
CMC
CMCL
PHY-Link
Interface
I
2
C
Interface
8 kHz Reference
Clock Interface
Contender
Master Control
Interface
Figure 2-1. Signal Groups
www.national.com
8
Revision 1.0
NSC [ NATIONAL SEMICONDUCTOR ]
